## Dual Input SmartOR ${ }^{\text {TM }}$ Power Switch

## FEATURES

- Automatically selects $\mathrm{V}_{\mathrm{CC} 1}$ OR $\mathrm{V}_{\mathrm{CC} 2}$ input source
- Integrated low impedance switches ( $0.2 \Omega$ TYP)
- Operating supply range from 2.8 V to 5.5 V
- Glitch-free output during supply switching transitions
- Low operating supply current of $20 \mu \mathrm{~A}$ (TYP)
- User-selectable hysteresis for supply selection
- 8-pin SOIC Narrow or 8-pin MSOP packages


## APPLICATIONS

- PCI cards for Wake-On-LAN/Wake-On-Ring
- Dual power systems
- Systems with standby capabilities
- Battery backup systems
- See Application Note AP211


## PRODUCT DESCRIPTION

California Micro Devices' SmartOR ${ }^{\text {M }}$ CMPWR025 is a dual input power switch that selects between two different power inputs and delivers it to one output. The device integrates two very low impedance power switches and automatically implements an OR function that selects the higher of the two inputs. A hysteresis is built in (and is user selectable) to prevent switch chatter. The CMPWR025 is a much-improved solution to simply ORing two diodes, due to the greatly reduced losses of the CMPWR025 when compared to low forward drop Schottky diodes.

The CMPWR025 is designed to operate above the 1W (375mA at 3.3 V ) sleep mode rating stated in the PCI Rev 2.2 spec. In fact the CMPWR025 current rating is dependent upon the power dissipation resulting from the voltage drop across the internal switch elements. See the Typical DC Characteristics section in this data sheet for details.

For IAPC (Instantly Available Personal Computer) applications see the CAMD Applications Note AP211 "Instantly Available PCI Card Power Management".

## PIN DIAGRAM, TYPICAL APPLICATION CIRCUIT, AND SIMPLIFIED BLOCK DIAGRAM

 8-Pin SOIC Narrow and MSOP Package

Pin Diagram


Simplified Block Diagram

| ABSOLUTE MAXIMUM RATINGS |  |  |
| :--- | :---: | :---: |
| Parameter | Rating | Unit |
| ESD Protection (HBM) | 2000 | V |
| $\mathrm{~V}_{\mathrm{CC} 1} \mathrm{~V}_{\mathrm{CC} 2}$ Input Voltage | $+6.0, \mathrm{GND}-0.5$ | V |
| Storage Temperature Range | -40 to +150 |  |
| Operating Ambient | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Operating Junction | 0 to +125 |  |
| Maximum DC I OUT | 750 | mA |
| Power Dissipation | 0.3 | W |


| OPERATING CONDITIONS |  |  |
| :--- | :---: | :---: |
| Parameter | Rating | Unit |
| $\mathrm{V}_{\mathrm{CC}} 1, \mathrm{~V}_{\mathrm{CC}} 2$ Input Voltage | 2.8 to 5.5 | V |
| Ambient Temperature | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |


| ELECTRICAL OPERATING CHARACTERISTICS (over operating conditions unless specified otherwise) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| $\mathrm{V}_{\text {CCDES } 1}$ | $\mathrm{V}_{\text {CC1 }}$ Deselect Note 1 | $\mathrm{V}_{\mathrm{CC} 1}$ Deselect level below $\mathrm{V}_{\mathrm{CC} 2}$ Pin 8 (HYS) floating | 50 | 125 | 200 | mV |
| $\mathrm{V}_{\text {CCDES2 }}$ | $\mathrm{V}_{\mathrm{CC} 1}$ Deselect 2 Note 1 | $\mathrm{V}_{\mathrm{CC} 1}$ Deselect level below $\mathrm{V}_{\mathrm{CC} 2}$ Pin 8 (HYS) grounded | 90 | 200 | 300 | mV |
| $\mathrm{V}_{\text {CC1SEL }}$ | $\mathrm{V}_{\mathrm{CC} 1}$ Select <br> Preference Note 1 |  | 10 | 50 | 100 | mV |
| $\begin{aligned} & \mathrm{V}_{\mathrm{HYS} 1} \\ & \mathrm{~V}_{\mathrm{HYS} 2} \end{aligned}$ | Hysteresis Note 1 | $\mathrm{V}_{\text {CC1SEL }}-\mathrm{V}_{\text {CC1DES, }}$, Pin 8 floating <br> $\mathrm{V}_{\text {CCISEL }}-\mathrm{V}_{\text {CC1DES, }}$, Pin 8 grounded | $\begin{aligned} & 40 \\ & 80 \end{aligned}$ | $\begin{gathered} \hline 75 \\ 150 \end{gathered}$ | $\begin{aligned} & 100 \\ & 200 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $\begin{aligned} & \mathrm{t}_{\mathrm{DL}} \\ & \mathrm{t}_{\mathrm{DH}} \end{aligned}$ | Switching delay Note 3 | $\mathrm{V}_{\mathrm{CC} 1,2}$ falltime < 100ns <br> $\mathrm{V}_{\mathrm{CC} 1,2}$ risetime $<100 \mathrm{~ns}$ |  | $\begin{aligned} & 200 \\ & 200 \end{aligned}$ |  | ns |
| $\mathrm{R}_{\text {SW }}$ | Switch Resistance | $\begin{aligned} & \mathrm{I}_{\mathrm{LOAD}}=0 \text { to } 500 \mathrm{~mA} \mathrm{~V}_{\mathrm{CC} 1,2}=2.8 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{LOAD}}=0 \text { to } 500 \mathrm{~mA} \mathrm{~V}_{\mathrm{CC} 1,2}=5.0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 0.28 \\ & 0.21 \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 0.3 \end{aligned}$ | $\begin{aligned} & \Omega \\ & \Omega \end{aligned}$ |
| $\mathrm{V}_{\text {SW }}$ | Voltage Drop Across Switch ( $\mathrm{V}_{\mathrm{CC} 1,2}$ - $\left.\mathrm{V}_{\mathrm{OUT}}\right)$ | $\begin{aligned} & \mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}\left(\mathrm{~V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2}=2.8 \mathrm{~V}\right) \\ & \mathrm{I}_{\text {OUT }}=200 \mathrm{~mA}\left(\mathrm{~V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2}=2.8 \mathrm{~V}\right) \\ & \mathrm{I}_{\text {OUT }}=500 \mathrm{~mA}\left(\mathrm{~V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2}=2.8 \mathrm{~V}\right) \\ & \\ & \mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}\left(\mathrm{~V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2}=5 \mathrm{~V}\right) \\ & \mathrm{I}_{\text {OUT }}=200 \mathrm{~mA}\left(\mathrm{~V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2}=5 \mathrm{~V}\right) \\ & \mathrm{I}_{\text {OUT }}=500 \mathrm{~mA}\left(\mathrm{~V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2}=5 \mathrm{~V}\right) \end{aligned}$ |  | $\begin{gathered} 28 \\ 56 \\ 140 \\ \\ 21 \\ 42 \\ 105 \end{gathered}$ | $\begin{gathered} 40 \\ 80 \\ 200 \\ \\ 30 \\ 60 \\ 150 \end{gathered}$ | mV <br> mV |
| $\mathrm{I}_{\mathrm{RCC} 1}$ <br> $\mathrm{I}_{\mathrm{RCC} 2}$ | Reverse Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC} 1}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC} 1,} \mathrm{I}_{\mathrm{CC} 2}$ | Supply Current | When Selected (lout $=0$ ) When not Selected |  | $\begin{aligned} & 20 \\ & 1.0 \end{aligned}$ |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{GND}}$ | Ground Pin Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2},=5 \mathrm{~V}, \mathrm{I}_{\mathrm{LOAD}}=0 \mathrm{~mA} \text { to } \\ & 500 \mathrm{~mA} \end{aligned}$ |  | 20 | 50 | $\mu \mathrm{A}$ |

Note 1: This parameter applies at $25^{\circ} \mathrm{C}$ only.
Note 2: Hysteresis level defines the maximum level of acceptable noise on $\mathrm{V}_{\mathrm{CC}}$ during switching. Excessive parasitic inductance on $\mathrm{V}_{\mathrm{CC}}$ board traces to the CMPWR025 may require an input capacitor to adequately filter the supply noise to below the hysteresis level. This will ensure that precise switching occurs between $\mathrm{V}_{\mathrm{CC} 1}$ and $\mathrm{V}_{\mathrm{CC} 2}$ supply inputs.
Note 3: This is the time, after the select/deselect threshold is reached, for the switches to react. Not tested, guaranteed by device design and characterization.

## INTERFACE SIGNALS

$\mathbf{V}_{\mathrm{cc} 1}$ is the primary power source, which is given priority when present. If pin 8 (HYS) is unconnected, then the hysteresis level is 75 mV (typ.). Whenever the primary power source drops below the secondary supply $\mathrm{V}_{\mathrm{CC} 2}$ by more than 125 mV , it will immediately become deselected. When the primary power source is restored to within 50 mV of the secondary supply, the primary power source will once again be selected and provide all the output current.
When $\mathrm{V}_{\mathrm{cc} 1}$ is selected, it will supply all the internal current requirements which are typically $20 \mu \mathrm{~A}$. When $\mathrm{V}_{\mathrm{cc} 1}$ is not selected, there will be no current loading on this input.
$\mathbf{V}_{\mathrm{cc} 2}$ is the secondary power source and is selected when the primary source has fallen below it by more than 125 mV (or 200 mV if pin 8 is grounded). The secondary source will be deselected immediately once the primary source is restored to within 50 mV of $\mathrm{V}_{\mathrm{CC} 2}$.
When $\mathrm{V}_{\mathrm{Cc} 2}$ is selected, it will supply all the internal current requirements which are typically $20 \mu \mathrm{~A}$. When $\mathrm{V}_{\mathrm{cc} 2}$ is not selected, there will be no current loading on this input.
GND is the negative reference for all voltages.
$\mathbf{V}_{\text {out }}$ provides the power for the load. During normal operation the impedance from $\mathrm{V}_{\text {out }}$ to the selected
supply is typically less than $0.28 \Omega$, which results in minimal voltage loss from input to output.
During the cold-start interval when both inputs are initially applied, the internal circuitry provides a soft turn-on for the switches, which limits peak in-rush current.

HYS is the user-selectable hysteresis input. The hysteresis level is set to 150 mV when grounding pin 8 . The default hysteresis level is set to 75 mV by leaving pin 8 unconnected. Using 150 mV hysteresis is recommended, especially in environments with noisy power supplies, high power supply resistances or high load currents.
If the hysteresis level is set to 150 mV , the primary supply $\mathrm{V}_{\mathrm{CC} 1}$ must now fall 200 mV below the secondary supply $\mathrm{V}_{\mathrm{cc} 2}$ before it becomes deselected.
Important note: There is an internal connection between pins 1 and 2. These pins must be connected externally.
There is an internal connection between pins 3 and 4. These pins must be connected externally.
There is an internal connection between pins 6 and 7. These pins must be connected externally.

| PIN FUNCTIONS |  |  |
| :--- | :--- | :--- |
| Pin No. | Symbol | Description |
| 1,2 | $V_{\mathrm{CC1}}$ | Primary Positive Supply input. This input must fall below the secondary input by more than 125 mV <br> (or 200mV if pin 8 is grounded) before it is deselected. |
| 3,4 | $\mathrm{~V}_{\mathrm{CC} 2}$ | Secondary Positive Supply input. This input will be deselected whenever the primary input has <br> been restored to within 50mV of $\mathrm{V}_{\mathrm{CC} 2}$. |
| 5 | GND | Negative reference for all voltages. |
| 6,7 | V $_{\text {OUT }}$ | Positive voltage output internally switched to either $\mathrm{V}_{\mathrm{CC} 1}$ or $\mathrm{V}_{\mathrm{CC} 2}$ input source. Pins 6 and 7 must <br> be connected together externally. |
| 8 | HYS | Hysteresis adjust. Not Connected for 75 mV hysteresis. Connect pin 8 to pin 5 (GND) for 150 mV <br> hysteresis. |

## SELECTION THRESHOLD DIAGRAMS



Supply Selection Threshold Diagram (Hysteresis Pin Floating)


Supply Selection Threshold Diagram (Hysteresis Pin Grounded)

## TYPICAL DC CHARACTERISTICS

Switch Resistance vs. $\mathrm{V}_{\mathrm{cc}}$ with Temperature in Figure 1 shows the switch resistance measured at 500 mA load, over a wide $\mathrm{V}_{\mathrm{cc}}$ voltage range. The resistance is shown at ambient temperatures of $0^{\circ} \mathrm{C}, 25^{\circ} \mathrm{C}$, and $70^{\circ} \mathrm{C}$. When the temperature rises from $25^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$, the switch resistance increases by about 20\%.


Figure 1.
Switch Resistance vs. $\mathrm{V}_{\mathrm{cc}}$ with Temperature

Supply Current vs. $\mathrm{V}_{\mathrm{cc}}$ with Temperature in Figure 2 shows how the small internal supply current varies with $\mathrm{V}_{\mathrm{cc}}$ voltage and temperature. This current will be drawn from the selected $V_{c c}$ input, and will be dissipated through ground pin 5 . This current is independent of load current.


Figure 2. Supply Current vs. $\mathrm{V}_{\mathrm{cc}}$ with Temperature (No Load)


Figure 3. Hysteresis Voltage vs.Temperature

## POWER DISSIPATION AND OUTPUT CURRENT CONSIDERATION

The CMPWR025 is supplied in standard SOIC or MSOP packages, which have a maximum power dissipation rating of 0.3 W . It is important that the heat generated within the part does not exceed this rating. The heat generated by the load current is given by:
$P_{\text {DISS }}=V_{S W} X I_{\text {LOAD }}$ or $P_{\text {DISS }}=R_{\text {SW }} X\left(I_{\text {LOAD }}\right)^{2}$
At a typical load of 375 mA the $\mathrm{P}_{\text {DISs }}$ is just $0.4 \times(0.375)^{2}$ $=56 \mathrm{~mW}$.
A primary consideration is Maximum Junction Temperature, $\mathrm{T}_{J(\max )}$, which can be calculated using the following formula:

$$
\mathrm{T}_{J(\max )}=\mathrm{T}_{\mathrm{A}}+\theta_{\mathrm{JA}} \times \mathrm{P}_{\mathrm{DISS}}
$$

Where: $T_{A}=$ The Ambient Temperature

$$
\begin{aligned}
& \theta_{\mathrm{JA}}=\text { Thermal Resistance }=100^{\circ} \mathrm{C} / \mathrm{W} \\
& P_{\mathrm{DISS}}=\text { Power Dissipation }
\end{aligned}
$$

In the above example operating at an ambient of $70^{\circ} \mathrm{C}$, $\mathrm{T}_{\mathrm{j}(\max )}$ would be:
$\mathrm{T}_{\mathrm{J}(\max )}=70^{\circ} \mathrm{C}+(0.056 \mathrm{~W})\left(100^{\circ} \mathrm{C} / \mathrm{W}\right)=75.6^{\circ} \mathrm{C}$
Maximum power dissipation, including the power from the other circuitry within the device, suggests a current rating of approximately:

$$
\begin{aligned}
& \sqrt{\frac{\mathrm{P}_{\mathrm{DISS}}-P_{\mathrm{INT}}}{R_{\mathrm{SW}}}}=\mathrm{I}_{\mathrm{LOAD}} \\
& \sqrt{\frac{0.3 \mathrm{~W}-100 \mu \mathrm{~W}}{0.4}}=865 \mathrm{~mA}
\end{aligned}
$$

Note that this is beyond the maximum current rating of the device, which is to 750 mA maximum.

## TYPICALTRANSIENT CHARACTERISTICS

The circuit schematic below shows the transient characterization test setup. It includes the power supply source impedances $R_{s 1}$ and $R_{s 2}$, which represent the power supplies' output impedances and interconnection parasitics to the $\mathrm{V}_{\mathrm{CC} 1}$ and $\mathrm{V}_{\mathrm{CC} 2}$ input pins. In this test setup, the series resistances on $\mathrm{V}_{\mathrm{CC} 1}$ and $\mathrm{V}_{\mathrm{CC} 2}$ are respectively $R_{s 1}=0.16 \Omega$, and $R_{s 2}=0.06 \Omega$, unless specified otherwise. A load resistance $R_{L}$ of $11 \Omega$ is used, setting a load current of about 450 mA at 5 V .
The hysteresis level is increased by connecting pin 8 to ground, which will improve the transient performance in noisy environments. In the transient analysis, the rise time and fall time of $\mathrm{V}_{\mathrm{cc} 1}$ is very long, in the 20 msec range, providing a worst case situation.
Important note: Power supply source impedance must be as low as possible to avoid chatter during power transition. When operating in a high load and long rise time power-up condition, we recommend not exceeding a value of $0.15 \Omega$ on both source resistances.
$V_{H Y S}>I\left(R_{S}+R_{T}\right)$
Where: $\mathrm{V}_{\text {HYS }}=$ The Minimum Hysterisis Voltage $=80 \mathrm{mV}$ Rs = The Power Supply Output Impedance
$R_{T}=$ The PCB Trace Impedance
For a rated load of $500 \mathrm{~mA}, \mathrm{Rs}+\mathrm{R}_{\mathrm{T}}<0.15 \Omega$.

## Input and Output Capacitors

Filtering is typically unnecessary on the inputs, however power supply source impedance and parasitic resistance or inductance on the interconnections may result in chattering during the supply changeover. When an input is deselected and the input current drops to zero, the
voltage at the input terminals will rise. If this voltage rise exceeds the hysteresis ( 75 mV typical), the switch may chatter.

There are four ways to eliminate this chatter:

- Connect pin 8 to GND to select 150 mV hysteresis,
- Position the device as close as possible to the power supply connectors,
- Use low-impedance PCB traces, or
- Include low-ESR input bypass capacitors at the $V_{C C 1}$ and $V_{C C 2}$ input pins. Capacitors of 10 mF or greater are recommended.
$\mathrm{V}_{\text {OUT }}$ provides the power for the load. To ensure the output is glitch-free during dynamic switching of the inputs, it is recommended that an external capacitor of $10 \mu \mathrm{~F}$ or greater is included. This will restrict any transient output disturbances to less than 300 mV at 500 mA loading during dynamic switching of the inputs.
The test set-up used in Figures 4 and 5 is described on page 5. The set-up for Figure 6 has larger series resistances on $\mathrm{V}_{\mathrm{cc} 1}$ and $\mathrm{V}_{\mathrm{CC} 2}$.
$\mathrm{V}_{\mathrm{cc} 1}$ Rising from 0 V to $5 \mathrm{~V} /\left(\mathrm{V}_{\mathrm{cc} 2}=5 \mathrm{~V}\right)$. Figure 4 shows the primary supply $\mathrm{V}_{\mathrm{CC} 1}$ becoming selected during a 0 V to 5 V transition. The secondary supply $\mathrm{V}_{\mathrm{C} 2}$ is set to 5 V DC. The channel 1 switch is turned on when $V_{c c 1}$ rises to within about 70 mV of $\mathrm{V}_{\mathrm{cc} 2} . \mathrm{V}_{\mathrm{cC} 1}$ drops when it is selected due to power supply source resistance $\mathrm{R}_{\mathrm{s} 1}$. A positive glitch appears on $\mathrm{V}_{\mathrm{CC} 2}$ when channel 2 switch is turned off, due to power supply inductance. This has no effect on the output voltage.

©2000 California Micro Devices Corp. All rights reserved


Figure 4. $\mathrm{V}_{\mathrm{cc} 1}$ rising from 0 V to $5 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 2}=5 \mathrm{~V}$. Ch1 and Ch2: $V_{c c 1}$ and $V_{c c 2}$, offset $=5 \mathrm{~V}$. Ch3: $\mathrm{V}_{\text {oUt }}$, offset $=5 \mathrm{~V}$.
$\mathbf{V}_{\mathrm{cc} 1}$ Falling from 5 V to $\mathbf{0 V}\left(\mathrm{V}_{\mathrm{cc} 2}=5 \mathrm{~V}\right)$. Figure 5 shows the primary supply $\mathrm{V}_{\text {cc } 1}$ becoming deselected during a 5 V to 0 V transition. The test conditions are the same as in Figure 4. Channel 2 switch is turned on as soon as $\mathrm{V}_{\mathrm{cc} 2}$ and $\mathrm{V}_{\mathrm{cc} 1}$ are about 200 mV . A negative glitch appears on $V_{c c 2}$, when channel 2 is turned on. This has no effect on the output voltage.


Figure 5. $\mathrm{V}_{\mathrm{cc} 1}$ falling from 0 V to $5 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{cc} 2}=5 \mathrm{~V}\right)$.
Ch1 and Ch2: $\mathrm{V}_{\mathrm{cc} 1}$ and $\mathrm{V}_{\mathrm{cc} 2}$, offset $=5 \mathrm{~V}$. Ch3: $\mathrm{V}_{\text {oUt }}^{\text {cct }}$, offset $=5 \mathrm{~V}$.
$\mathrm{V}_{\mathrm{cc} 1}$ Rising $\left(\mathrm{V}_{\mathrm{cc} 2}=5 \mathrm{~V}\right)$. Figure 6 is a bad test set-up that shows what may happen if either power supply source resistance $R_{s 1}$ or $R_{s 2}$ is too large. In this example, $R_{s 2}$ is increased to $0.3 \Omega$.

The oscillation during the power transition is caused by the cumulated voltage change across $\mathrm{R}_{\mathrm{s} 1}$ and $\mathrm{R}_{\mathrm{s} 2}$ being greater than the hysteresis. The behavior is exacerbated by:

- a high load current,
- too many parasitics on power lines, and
- noisy power sources.

To avoid such behavior, the solution is to reduce the load or parasitic on power supply and layout, or use a more stable power supply.
See Application Note AP-211 for more information.


Figure 6. $\mathrm{V}_{\mathrm{cc} 1}$ Rising ( $\mathrm{V}_{\mathrm{cc} 2} @=5 \mathrm{~V}$ ). Ch1 and Ch2: $V_{c c 1}$ and $V_{c c 2} @$, offset $=5 \mathrm{~V}$. Ch3: $\mathrm{V}_{\text {out }}$, offset $=3.3 \mathrm{~V}$.

