## Low Voltage 400 MHz Quad 2:1 Mux with 3 ns Switching Time

## FEATURES

Bandwidth $>400 \mathrm{MHz}$<br>Low Insertion Loss and On Resistance: $2.2 \Omega$ Typical<br>On-Resistance Flatness $0.3 \Omega$ Typical<br>Single 3 V/5 V Supply Operation<br>Very Low Distortion: <0.3\%<br>Low Quiescent Supply Current (1 nA Typical)<br>Fast Switching Times<br>$t_{\text {ON }} 6$ ns<br>$t_{\text {off }} 3$ ns<br>TTL/CMOS Compatible

FUNCTIONAL BLOCK DIAGRAM


## GENERAL DESCRIPTION

The ADG774A is a monolithic CMOS device comprising four 2:1 multiplexer/demultiplexers with high impedance outputs. The CMOS process provides low power dissipation yet gives high switching speed and low on resistance. The on-resistance variation is typically less than $0.5 \Omega$ over the input signal range.
The bandwidth of the ADG774A is typically 400 MHz and this, coupled with low distortion (typically $0.3 \%$ ), makes the part suitable for switching of high-speed data signals.

The on-resistance profile is very flat over the full analog input range ensuring excellent linearity and low distortion. CMOS construction ensures ultralow power dissipation.

The ADG774A operates from a single $3.3 \mathrm{~V} / 5 \mathrm{~V}$ supply and is TTL logic compatible. The control logic for each switch is shown in the Truth Table.
These switches conduct equally well in both directions when ON. In the OFF condition, signal levels up to the supplies are blocked. The ADG774A switches exhibit break-before-make switching action.

REV. 0

[^0]
## PRODUCT HIGHLIGHTS

1. Wide bandwidth data rates $>400 \mathrm{MHz}$.
2. Ultralow Power Dissipation.
3. Low leakage over temperature.
4. Break-Before-Make Switching.

This prevents channel shorting when the switches are configured as a multiplexer.
5. Crosstalk is typically $-70 \mathrm{~dB} @ 10 \mathrm{MHz}$.
6. Off isolation is typically $-65 \mathrm{~dB} @ 10 \mathrm{MHz}$.

| Parameter | $\begin{array}{lc}  & \text { B Version } \\ & \mathrm{T}_{\text {MIN }} \text { to } \\ \mathbf{2 5}^{\circ} \mathrm{C} & \mathrm{~T}_{\text {MAX }} \end{array}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range On Resistance ( $\mathrm{R}_{\mathrm{ON}}$ ) <br> On Resistance Match Between Channels ( $\Delta \mathrm{R}_{\mathrm{ON}}$ ) <br> On Resistance Flatness ( $\mathrm{R}_{\mathrm{FLAT}(\mathrm{ON})}$ ) |  0 to 2.5 <br> 2.2  <br> 3.5 4 <br> 0.15  <br> 0.3 0.5 <br>  0.6 | V <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max | $\begin{aligned} & \mathrm{V}_{\mathrm{D}}=0 \mathrm{~V} \text { to } 1 \mathrm{~V} ; \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V} \text { to } 1 \mathrm{~V} ; \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V} \text { to } 1 \mathrm{~V} ; \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \end{aligned}$ |
| LEAKAGE CURRENTS <br> Source OFF Leakage IS (OFF) <br> Drain OFF Leakage $I_{D}(O F F)$ <br> Channel ON Leakage $\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}(\mathrm{ON})$ | $\begin{array}{ll}  \pm 0.001 & \\ \pm 0.1 & \pm 0.25 \\ \pm 0.001 & \\ \pm 0.1 & \pm 0.25 \\ \pm 0.001 & \\ \pm 0.1 & \pm 0.25 \end{array}$ | nA typ <br> nA max <br> nA typ <br> nA max <br> nA typ <br> nA max | $\mathrm{V}_{\mathrm{D}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} ; \mathrm{V}_{\mathrm{D}}=1 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} \text {; }$ <br> Test Circuit 2 $\mathrm{V}_{\mathrm{D}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} ; \mathrm{V}_{\mathrm{D}}=1 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} \text {; }$ <br> Test Circuit 2 $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=3 \mathrm{~V} ; \mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=1 \mathrm{~V} ; \text { Test Circuit } 3$ |
| DIGITAL INPUTS <br> Input High Voltage, $\mathrm{V}_{\text {INH }}$ <br> Input Low Voltage, $\mathrm{V}_{\text {INL }}$ <br> Input Current <br> $\mathrm{I}_{\text {INL }}$ or $\mathrm{I}_{\text {INH }}$ <br> $\mathrm{C}_{\mathrm{IN}}$, Digital Input Capacitance | $\begin{array}{cc}  & 2.4 \\ & 0.8 \\ & \\ 0.001 & \\ & \pm 0.1 \\ & 3 \end{array}$ | V min V max $\mu \mathrm{A}$ typ $\mu \mathrm{A}$ max pF typ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |
| DYNAMIC CHARACTERISTICS ${ }^{2}$ <br> $\mathrm{t}_{\mathrm{ON}}, \mathrm{t}_{\mathrm{ON}}(\overline{\mathrm{EN}})$ <br> $\mathrm{t}_{\mathrm{OFF}}, \mathrm{t}_{\mathrm{OFF}}(\overline{\mathrm{EN}})$ <br> Break-Before-Make Time Delay, $\mathrm{t}_{\mathrm{D}}$ <br> Off Isolation <br> Channel-to-Channel Crosstalk <br> Bandwidth -3 dB <br> Distortion <br> Charge Injection <br> $\mathrm{C}_{\mathrm{S}}$ (OFF) <br> $\mathrm{C}_{\mathrm{D}}$ (OFF) <br> $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{S}}(\mathrm{ON})$ | $\begin{aligned} & 6 \\ & 12 \\ & 3 \\ & 6 \\ & 3 \\ & 1 \\ & -65 \\ & -70 \\ & 400 \\ & 0.3 \\ & 6 \\ & 5 \\ & 7.5 \\ & 12 \end{aligned}$ | ns typ <br> ns max <br> ns typ <br> ns max <br> ns typ <br> ns min <br> dB typ <br> dB typ <br> MHz typ <br> \% typ <br> pC typ <br> pF typ <br> pF typ <br> pF typ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega ; \\ & \mathrm{V}_{\mathrm{S}}=2 \mathrm{~V} ; \text { Test Circuit } 4 \\ & \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega ; \\ & \mathrm{V}_{\mathrm{S}}=2 \mathrm{~V} ; \text { Test Circuit } 4 \\ & \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega ; \\ & \mathrm{V}_{\mathrm{S} 1}=\mathrm{V}_{\mathrm{S} 2}=2 \mathrm{~V} ; \text { Test Circuit } 5 \\ & \mathrm{f}=10 \mathrm{MHz} ; \mathrm{R}_{\mathrm{L}}=50 \Omega ; \text { Test Circuit } 7 \\ & \mathrm{f}=10 \mathrm{MHz} \mathrm{R}_{\mathrm{L}}=50 \Omega ; \text { Test Circuit } 8 \\ & \text { Test Circuit } 6, \mathrm{R}_{\mathrm{L}}=50 \Omega ; \\ & \mathrm{R}_{\mathrm{L}}=100 \Omega \\ & \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF} ; \text { Test Circuit } 9, \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V} \end{aligned}$ |
| POWER REQUIREMENTS $\mathrm{I}_{\mathrm{DD}}$ | $0.001 \quad 1$ | $\mu \mathrm{A}$ max $\mu \mathrm{A}$ typ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V} \\ & \text { Digital Inputs }=0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{DD}} \end{aligned}$ |

## NOTES

${ }^{1}$ Temperature ranges are as follows: B Version, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
${ }^{2}$ Guaranteed by design, not subject to production test.
Specifications subject to change without notice.

## SINGLE SUPPLY ${ }^{1}{ }_{\left(V_{00}=3 V\right.} \pm 10 \%$, GND $=0$ V. Al s specifications $T_{\text {wnur }}$ to $T_{\text {mux }}$ unless otherwise noted. $)$

| Parameter | $\begin{array}{ll}  & \text { B Version } \\ & \mathrm{T}_{\text {MIN }} \text { to } \\ \mathbf{2 5 ^ { \circ } \mathrm { C }} & \mathrm{T}_{\text {MAX }} \\ \hline \end{array}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range On Resistance ( $\mathrm{R}_{\mathrm{ON}}$ ) <br> On Resistance Match Between Channels ( $\Delta \mathrm{R}_{\mathrm{ON}}$ ) <br> On Resistance Flatness ( $\mathrm{R}_{\mathrm{FLAT}(\mathrm{ON})}$ ) |  0 to 1.5 <br> 4 7 <br> 6 7 <br> 0.15  <br> 1.5 0.5 <br>  3 | V <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max | $\begin{aligned} & \mathrm{V}_{\mathrm{D}}=0 \mathrm{~V} \text { to } 1 \mathrm{~V} ; \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V} \text { to } 1 \mathrm{~V} ; \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V} \text { to } 1 \mathrm{~V} ; \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \end{aligned}$ |
| LEAKAGE CURRENTS <br> Source OFF Leakage IS (OFF) <br> Drain OFF Leakage $\mathrm{I}_{\mathrm{D}}(\mathrm{OFF})$ <br> Channel ON Leakage $\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}(\mathrm{ON})$ | $\begin{array}{ll}  \pm 0.001 & \\ \pm 0.1 & \pm 0.25 \\ \pm 0.001 & \\ \pm 0.1 & \pm 0.25 \\ \pm 0.001 & \\ \pm 0.1 & \pm 0.25 \end{array}$ | nA typ <br> nA max <br> nA typ <br> nA max <br> nA typ <br> nA max | $\mathrm{V}_{\mathrm{D}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} ; \mathrm{V}_{\mathrm{D}}=1 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=2 \mathrm{~V} ;$ <br> Test Circuit 2 $\mathrm{V}_{\mathrm{D}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} ; \mathrm{V}_{\mathrm{D}}=1 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=2 \mathrm{~V} ;$ <br> Test Circuit 2 $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=2 \mathrm{~V} ; \mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=1 \mathrm{~V} ; \text { Test Circuit } 3$ |
| DIGITAL INPUTS <br> Input High Voltage, $\mathrm{V}_{\text {INH }}$ Input Low Voltage, $\mathrm{V}_{\text {INL }}$ Input Current $\mathrm{I}_{\text {INL }}$ or $\mathrm{I}_{\text {INH }}$ <br> $\mathrm{C}_{\mathrm{IN}}$, Digital Input Capacitance | $\begin{array}{cc}  & 2.0 \\ & 0.4 \\ & \\ 0.001 & \\ & \pm 0.1 \\ & 3 \end{array}$ | V min V max <br> $\mu \mathrm{A}$ typ $\mu \mathrm{A} \max$ pF typ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |
| DYNAMIC CHARACTERISTICS ${ }^{2}$ <br> $\mathrm{t}_{\mathrm{ON}}, \mathrm{t}_{\mathrm{ON}}(\overline{\mathrm{EN}})$ <br> $\mathrm{t}_{\text {OFF }}, \mathrm{t}_{\text {OFF }}(\overline{\mathrm{EN}})$ <br> Break-Before-Make Time Delay, $\mathrm{t}_{\mathrm{D}}$ <br> Off Isolation <br> Channel-to-Channel Crosstalk <br> Bandwidth -3 dB <br> Distortion <br> Charge Injection <br> $\mathrm{C}_{\mathrm{S}}$ (OFF) <br> $\mathrm{C}_{\mathrm{D}}$ (OFF) <br> $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{S}}(\mathrm{ON})$ | $\begin{aligned} & 7 \\ & 14 \\ & 4 \\ & 8 \\ & 3 \\ & 1 \\ & -65 \\ & -70 \\ & 400 \\ & 1.5 \\ & 4 \\ & 5 \\ & 7.5 \\ & 12 \end{aligned}$ | ns typ <br> ns max <br> ns typ <br> ns max <br> ns typ <br> ns min <br> dB typ <br> dB typ <br> MHz typ <br> \% typ <br> pC typ <br> pF typ <br> pF typ <br> pF typ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega ; \\ & \mathrm{V}_{\mathrm{S}}=1.5 \mathrm{~V} ; \mathrm{Test}^{2} \text { Circuit } 4 \\ & \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega ; \\ & \mathrm{V}_{\mathrm{S}}=1.5 \mathrm{~V} ; \text { Test Circuit } 4 \\ & \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega ; \\ & \mathrm{V}_{\mathrm{S} 1}=\mathrm{V}_{\mathrm{S} 2}=1.5 \mathrm{~V} ; \text { Test Circuit } 5 \\ & \mathrm{f}=10 \mathrm{MHz} ; \mathrm{R}_{\mathrm{L}}=50 \Omega, \text { Test Circuit } 7 \\ & \mathrm{f}=10 \mathrm{MHz} ; \mathrm{R}_{\mathrm{L}}=50 \Omega, \text { Test Circuit } 8 \end{aligned}$ <br> Test Circuit 6; $\mathrm{R}_{\mathrm{L}}=50 \Omega$ $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=100 \Omega \\ & \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF} ; \text { Test Circuit } 9, \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V} \end{aligned}$ |
| POWER REQUIREMENTS $\mathrm{I}_{\mathrm{DD}}$ | $\begin{array}{ll}  \\ 0.001 & 1 \\ \hline \end{array}$ | $\mu \mathrm{A}$ max <br> $\mu \mathrm{A}$ typ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \\ & \text { Digital Inputs }=0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{DD}} \end{aligned}$ |

## NOTES

${ }^{1}$ Temperature ranges are as follows: B Version, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
${ }^{2}$ Guaranteed by design, not subject to production test.
Specifications subject to change without notice.
Table I. Truth Table

| $\overline{\text { EN }}$ | IN | D1 | D2 | D3 | D4 | Function |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | X | Hi-Z | Hi-Z | Hi-Z | Hi-Z | DISABLE |
| 0 | 0 | S1A | S2A | S3A | S4A | IN $=0$ |
| 0 | 1 | S1B | S2B | S3B | S4B | IN $=1$ |

ABSOLUTE MAXIMUM RATINGS ${ }^{1}$
( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted)
$\mathrm{V}_{\mathrm{DD}}$ to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to +6 V
Analog, Digital Inputs ${ }^{2} \ldots \ldots . \ldots-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ or . . . . . . . . . . . . . . . . . . . . . . 30 mA , Whichever Occurs First
Continuous Current, S or D . . . . . . . . . . . . . . . . . . . 100 mA
Peak Current, S or D . . . . . . . . . . . . . . . . . . . . . . . . . 300 mA
(Pulsed at $1 \mathrm{~ms}, 10 \%$ Duty Cycle max)
Operating Temperature Range
Industrial (B Version) . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . $150^{\circ} \mathrm{C}$
QSOP Package, Power Dissipation ................. 566 mW $\theta_{\mathrm{JA}}$ Thermal Impedance . . . . . . . . . . . . . . . . . $149.97^{\circ} \mathrm{C} / \mathrm{W}$
Lead Temperature, Soldering
Vapor Phase (60 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . $215^{\circ} \mathrm{C}$
Infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $220^{\circ} \mathrm{C}$

## NOTES

${ }^{1}$ Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.
${ }^{2}$ Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

## TERMINOLOGY

| $\mathrm{V}_{\mathrm{DD}}$ | Most Positive Power Supply Potential. |
| :---: | :---: |
| GND | Ground (0 V) Reference. |
| S | Source Terminal. May be an input or output. |
| D | Drain Terminal. May be an input or output. |
| IN | Logic Control Input. |
| $\overline{\mathrm{EN}}$ | Logic Control Input. |
| $\mathrm{R}_{\mathrm{ON}}$ | Ohmic resistance between D and S . |
| $\Delta \mathrm{R}_{\text {ON }}$ | On Resistance match between any two channels i.e., $\mathrm{R}_{\mathrm{ON}} \mathrm{max}-\mathrm{R}_{\mathrm{ON}} \min$. |
| $\mathrm{R}_{\text {FLAT(ON) }}$ | Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range. |
| $\mathrm{I}_{\text {S }}$ (OFF) | Source Leakage Current with the switch "OFF." |
| $\mathrm{I}_{\mathrm{D}}$ (OFF) | Drain Leakage Current with the switch "OFF." |
| $\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}(\mathrm{ON})$ | Channel Leakage Current with the switch "ON." |
| $\mathrm{V}_{\mathrm{D}}\left(\mathrm{V}_{\mathrm{S}}\right)$ | Analog Voltage on Terminals D, S. |
| $\mathrm{C}_{\text {S }}$ (OFF) | "OFF" Switch Source Capacitance. |
| $\mathrm{C}_{\mathrm{D}}$ (OFF) | "OFF" Switch Drain Capacitance. |
| $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{S}}(\mathrm{ON})$ | "ON" Switch Capacitance. |
| $\mathrm{t}_{\mathrm{ON}}$ | Delay between applying the digital control input and the output switching on. See Test Circuit 4. |
| $\mathrm{t}_{\text {OFF }}$ | Delay between applying the digital control input and the output switching Off. |
| $\mathrm{t}_{\mathrm{D}}$ | "OFF" time or "ON" time measured between the $90 \%$ points of both switches, when switching from one address state to another. See Test Circuit 5. |
| Crosstalk | A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance. |
| Off Isolation | A measure of unwanted signal coupling through an "OFF" switch. |
| Bandwidth | Frequency response of the switch in the ON state measured at 3 dB down. |
| Distortion | $\mathrm{R}_{\text {FLAT(ON) }} / \mathrm{R}_{\text {L }}$ |

ORDERING GUIDE

| Model | Temperature Range | Package Descriptions | Package Options |
| :--- | :--- | :--- | :--- |
| ADG774ABRQ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\mathrm{RQ}=0.15^{\prime \prime}$ Quarter Size Outline Package (QSOP) | RQ-16 |

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG774A features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


TPC 1. On Resistance as a Function of $V_{D}\left(V_{S}\right)$ for Various Single Supplies


TPC 4. On Resistance as a Function of $V_{D}\left(V_{S}\right)$ for Different Temperatures with 3 V Single Supplies


TPC 7. Leakage Current as a Function of Temperature


TPC 2. On Resistance as a Function of $V_{D}\left(V_{S}\right)$ for Various Single Supplies


TPC 5. Leakage Current as a Function of $V_{D}\left(V_{S}\right)$


TPC 8. Leakage Current as a Function of Temperature


TPC 3. On Resistance as a Function of $V_{D}\left(V_{S}\right)$ for Different Temperatures with 5 V Single Supplies


TPC 6. Leakage Current as a Function of $V_{D}\left(V_{S}\right)$


TPC 9. Off Isolation vs. Frequency


TPC 10. Crosstalk vs. Frequency


TPC 11. Bandwidth


TPC 12. Charge Injection vs. Source Voltage


Figure 1. Full Duplex Transceiver


Figure 2. Loop Back


Figure 3. Line Termination


Figure 4. Line Clamp

## Test Circuits



Test Circuit 1. On Resistance


Test Circuit 2. Off Leakage


Test Circuit 3. On Leakage


Test Circuit 4. Switching Times


Test Circuit 5. Break-Before-Make Time Delay



Test Circuit 8. Channel-to-Channel Crosstalk


Test Circuit 9. Charge Injection

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).
16-Lead QSOP
(RQ-16)



[^0]:    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

