mos integrated circuit $\mu \mathbf{PD75P0116}$

4-BIT SINGLE-CHIP MICROCONTROLLER

DESCRIPTION

NEC

The μ PD75P0116 replaces the μ PD750108's internal mask ROM with a one-time PROM and features expanded ROM capacity.

Because the μ PD75P0116 supports programming by users, it is suitable for use in prototype testing for system development using the μ PD750104, 750106, or 750108 products, and for use in small-lot production.

Detailed information about product features and specifications can be found in the following document μ PD750108 User's Manual: U11330E

FEATURES

- Compatible with μ PD750108
- Memory capacity:
 - PROM : 16384 \times 8 bits
 - RAM : 512 × 4 bits
- Can operate in same power supply voltage as the mask ROM version μ PD750108
 - V_{DD} = 1.8 to 5.5 V

ORDERING INFORMATION

Part number	Package	ROM (× 8 bits)
μPD75P0116CU	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)	16384
μ PD75P0116GB-3BS-MTX	44-pin plastic QFP (10 $ imes$ 10 mm, 0.8-mm pitch)	16384

Caution On-chip pull-up resistors by mask option cannot be provided.

FUNCTION LIST

lt	em		Function			
Instruction execution	time		• 4, 8, 16, 64 μ s (main system clock: at 1.0 MHz operation)			
		• 2, 4, 8, 32 μ s (main system clock: at 2.0 MHz operation)				
			• 12	2 µs (subsystem clock: at 32.768 kHz operation)		
On-chip memory		PROM	163	84 × 8 bits		
		RAM	512	× 4 bits		
General register			• In	4-bit operation: 8×4 banks		
	1		• In	8-bit operation: 4 × 4 banks		
I/O port	CMOS inpu	t	8	Connection of on-chip pull-up resistor specifiable by software: 7		
	CMOS I/O		18	Direct LED drive capability		
				Connection of on-chip pull-up resistor specifiable by software: 18		
	N-ch open o	drain I/O	8	Direct LED drive capability		
				13 V withstand voltage		
	Total		34			
Timer			4 ch	annels		
			• 8	B-bit timer/event counter: 1 channel		
			• 8	 8-bit timer counter: 1 channel (with watch timer output function) 		
			Basic interval timer/watchdog timer: 1 channel			
			• \			
Serial interface			• 3-1	wire serial I/O mode Switching of MSB/LSB-first		
			• 2-	wire serial I/O mode		
			• 56	si mode		
Bit sequential buffer (BSB)		16 b	its		
Clock output (PCL)		•Φ,	125, 62.5, 15.6 kHz (main system clock: at 1.0 MHz operation)			
			•Φ,	250, 125, 31.3 kHz (main system clock: at 2.0 MHz operation)		
Buzzer output (BUZ)			• 2, 4, 32 kHz (subsystem clock: at 32.768 kHz operation)			
			• 0.488, 0.977, 7.813 kHz (main system clock: at 1.0 MHz operation)			
			• 0.977, 1.953, 15.625 kHz (main system clock: at 2.0-MHz operation)			
Vectored interrupt			External: 3 Internal: 4			
Test input			External: 1 Internal: 1			
System clock oscillati	on circuit		Main system clock oscillation RC oscillation circuit (with external resistor and capacitor)			
			Subsystem clock oscillation crystal oscillation circuit			
Standby function			STC	DP/HALT mode		
Operating ambient ter	mperature		T _A =	= -40 to +85 °C		
Supply voltage			Vdd	= 1.8 to 5.5 V		
Package			42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)			
		44-pin plastic QFP (10 \times 10 mm, 0.8-mm pitch)				

TABLE OF CONTENTS

1.	PIN CONFIGURATION (Top View)	4
2.	BLOCK DIAGRAM	6
3.	PIN FUNCTIONS 3.1 Port Pins 3.2 Non-port Pins 3.3 I/O Circuits for Pins 3.4 Handling of Unused Pins 1 1	7 7 8 9 1
4.	SWITCHING BETWEEN MK I AND MK II MODES 1 4.1 Differences between Mk I Mode and Mk II Mode 1 4.2 Setting of Stack Bank Selection (SBS) Register 1	2 2 3
5.	DIFFERENCES BETWEEN μ PD75P0116 AND μ PD750104, 750106, AND 750108	4
6.	MEMORY CONFIGURATION1	5
7.	INSTRUCTION SET	7
8.	ONE-TIME PROM (PROGRAM MEMORY) WRITE AND VERIFY 24 8.1 Operation Modes for Program Memory Write/Verify 2 8.2 Steps in Program Memory Write Operation 2 8.3 Steps in Program Memory Read Operation 3 8.4 One-Time PROM Screening 3	8 8 9 0
9.	ELECTRICAL SPECIFICATIONS	2
10. 11	CHARACTERISTIC CURVES (REFERENCE VALUE)	6
12.	PACKAGE DRAWINGS	, 9
13.	RECOMMENDED SOLDERING CONDITIONS	1
AP	PENDIX A. FUNCTION LIST OF μ PD750008, 750108, AND 75P01165	2
AP	PENDIX B. DEVELOPMENT TOOLS	4
AP	PENDIX C. RELATED DOCUMENTS	8

1. PIN CONFIGURATION (Top View)

 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch) μPD75P0116CU



Note Directly connect VPP to VDD in the normal operation mode.



Note Directly connect VPP to VDD in the normal operation mode.

PIN NAMES

BUZ	: Buzzer Clock	P70-P73	: Port7
CL1, CL2	: Main System Clock (RC)	P80, P81	: Port8
D0-D7	: Data Bus 0-7	PCL	: Programmable Clock
INT0, 1, 4	: External Vectored Interrupt 0, 1, 4	PTO0, PTO1	: Programmable Timer Output 0, 1
INT2	: External Test Input 2	RESET	: Reset
KR0-KR7	: Key Return 0-7	SB0, SB1	: Serial Data Bus 0, 1
MD0-MD3	: Mode Selection 0-3	SCK	: Serial Clock
NC	: No Connection	SI	: Serial Input
P00-P03	: Port0	SO	: Serial Output
P10-P13	: Port1	TIO	: Timer Input 0
P20-P23	: Port2	Vdd	: Positive Power Supply
P30-P33	: Port3	Vpp	: Programming Power Supply
P40-P43	: Port4	Vss	: Ground
P50-P53	: Port5	XT1, XT2	: Subsystem Clock (Crystal)
P60-P63	: Port6		

2. BLOCK DIAGRAM



3. PIN FUNCTIONS

3.1 Port Pins

Pin name	I/O	Shared by	Function	8-bit I/O	When reset	I/O circuit type Note 1
P00	I	INT4	This is a 4-bit input port (PORT0).	×	Input	
P01	I/O	SCK	are software-specifiable in 3-bit units.			<f>-A</f>
P02	I/O	SO/SB0				<f>-B</f>
P03	I/O	SI/SB1				<m>-C</m>
P10	I	INT0	This is a 4-bit input port (PORT1).	×	Input	-C
P11		INT1	specifiable in 4-bit units.			
P12		INT2	P TO/INTO can select hoise elimination circuit.			
P13		ТІО				
P20	I/O	PTO0	This is a 4-bit I/O port (PORT2).	×	Input	E-B
P21		PTO1	specifiable in 4-bit units.			
P22		PCL				
P23		BUZ				
P30	I/O	MD0	This is a programmable 4-bit I/O port (PORT3).	×	Input	E-B
P31		MD1	units. On-chip pull-up resistor connections are			
P32		MD2	sonware-specifiable in 4-bit units.			
P33		MD3				
P40 Note 2	I/O	D0	This is an N-ch open-drain 4-bit I/O port (PORT4).	0	High-	МЕ
P41 Note 2		D1	In the open-drain mode, withstands up to 13 V.		Impedance	IVI-E
P42 Note 2		D2				
P43 Note 2		D3				
P50 Note 2	I/O	D4	This is an N-ch open-drain 4-bit I/O port (PORT5).		High-	ME
P51 Note 2		D5			Impedance	IVI-C
P52 Note 2		D6				
P53 Note 2		D7				
P60	I/O	KR0	This is a programmable 4-bit I/O port (PORT6).	0	Input	<f>-A</f>
P61		KR1	On-chip pull-up resistor connections are software-			
P62		KR2				
P63		KR3				
P70	I/O	KR4	This is a 4-bit I/O port (PORT7).		Input	<f>-A</f>
P71		KR5	specifiable in 4-bit units.			
P72		KR6				
P73		KR7				
P80	I/O		This is a 2-bit I/O port (PORT8).	×	Input	E-B
P81		-	specifiable in 2-bit units.			

Notes 1. Circuit types enclosed in brackets indicate Schmitt triggered inputs.

2. Low-level input current leakage increases when input instructions or bit manipulation instructions are executed.

3.2 Non-port Pins

Pin name	I/O	Shared by	Function		When reset	I/O circuit type Note 1
TIO	I	P13	External event pulse input to timer/even	t counter	Input	-C
PTO0	0	P20	Timer/event counter output		Input	E-B
PTO1]	P21	Timer counter output			
PCL]	P22	Clock output			
BUZ		P23	Outputs any frequency (for buzzer or sy	stem clock trimming)		
SCK	I/O	P01	Serial clock I/O		Input	<f>-A</f>
SO/SB0		P02	Serial data output Serial data bus I/O			<f>-B</f>
SI/SB1		P03	Serial data input Serial data bus I/O			<m>-C</m>
INT4	I	P00	Edge-triggered vectored interrupt input (Detects both rising and falling edges).			
ΙΝΤΟ	I	P10	Edge-triggered vectored interrupt input (With noise eliminator (detected edge is selectable).		Input	-C
INT1		P11	- INT0/P10 can select noise elimination circuit.	Asynchronous		
INT2		P12	Rising edge-triggered testable input	Asynchronous		
KR0-KR3	I	P60-P63	Falling edge-triggered testable input	Falling edge-triggered testable input		<f>-A</f>
KR4-KR7	I	P70-P73	Falling edge-triggered testable input		Input	<f>-A</f>
CL1	-	-	Resistor (R) and capacitor (C) connection for main system		—	-
CL2	_		Clock oscillation. External clock cannot	be input.		
XT1	I	—	Crystal resonator connection for subsys	tem clock.	_	_
XT2	_	-	If using an external clock, input it to XT1 ed clock to X2. XT1 can be used as a 1	l and input the invert- l-bit (test) input.		
RESET	I	_	System reset input (low level active)		_	
MD0-MD3	I	P30-P33	Mode selection for program memory (Pl	ROM) write/verify.	Input	E-B
D0-D3	I/O	P40-P43	Data bus pin for program memory (PRC	OM) write/verify.	Input	M-E
D4-D7	1	P50-P53				
V _{PP} Note 2	_	_	Programmable voltage supply in program memory (PROM) write/verify mode. In normal operation mode, connect directly to VDD. Apply +12.5 V in PROM write/verify mode.		_	_
Vdd	-	—	Positive power supply	Positive power supply		—
Vss	_	_	Ground potential		_	_

Notes 1. Circuit types enclosed in brackets indicate Schmitt triggered inputs.

2. During normal operation, the VPP pin will not operate normally unless connected to VDD pin.

3.3 I/O Circuits for Pins

The I/O circuits for the μ PD75P0116's pin are shown in schematic diagrams below.





3.4 Handling of Unused Pins

Pin	Recommended connection
P00/INT4	Connect to Vss or VDD
P01/SCK	Individually connect to Vss or VDD via resistor
P02/SO/SB0	
P03/SI/SB1	Connect to Vss
P10/INT0-P12/INT2	Connect to Vss or VDD
P13/TI0	
P20/PTO0	Input mode : individually connect to Vss or VDD
P21/PTO1	via resistor Output mode : open
P22/PCL	
P23/BUZ	
P30/MD0-P33/MD3	
P40/D0-P43/D3	Connect to Vss
P50/D4-P53/D7	
P60/KR0-P63/KR3	Input mode : individually connect to Vss or VDD
P70/KR4-P73/KR7	via resistor Output mode : open
P80, P81	
XT1 ^{Note}	Connect to Vss or VDD
XT2 ^{Note}	Open
VPP	Make sure to connect directly to VDD

Table 3-1	Handling of	fllnusod	Pine
Table 3-1.	nanunny 0	i Ulluseu	гшэ

Note When the subsystem clock is not used, set SOS. 0 to 1 (not to use the internal feedback resistor).

4. SWITCHING BETWEEN MK I AND MK II MODES

Setting a stack bank selection (SBS) register for the μ PD75P0116 enables the program memory to be switched between the Mk I mode and the Mk II mode. This capability enables the evaluation of the μ PD750104, 750106, or 750108 using the μ PD75P0116.

When the SBS bit 3 is set to 1: sets Mk I mode (corresponds to Mk I mode of μ PD750104, 750106, and 750108) When the SBS bit 3 is set to 0: sets Mk II mode (corresponds to Mk II mode of μ PD750104, 750106, and 750108)

4.1 Differences between Mk I Mode and Mk II Mode

Table 4-1 lists the differences between the Mk I mode and the Mk II mode of the μ PD75P0116.

Item		Mk I mode	Mk II mode	
Program count	er	PC13-0		
Program memo	ory (bytes)	16384		
Data memory (bits)	512 × 4		
Stack	Stack bank	Selectable from memory banks 0 and 1		
	Stack bytes	2 bytes	3 bytes	
Instruction	BRA !addr1 CALLA !addr1	None	Provided	
Instruction	CALL !addr	3 machine cycles	4 machine cycles	
execution time	CALLF !faddr	2 machine cycles	3 machine cycles	
Supported mask ROM versions and mode		Mk I mode of μPD750104, 750106, and 750108	Mk II mode of μPD750104, 750106, and 750108	

Table 4-1. Differences between Mk I Mode and Mk II Mode

Caution The Mk II mode supports a program area which exceeds 16K bytes in the 75X and 75XL series. This mode enhances the software compatibility with products which have more than 16K bytes. When the Mk II mode is selected, the number of stack bytes (usable area) used in execution of a subroutine call instruction increases by 1 per stack compared to the Mk I mode. Furthermore, when a CALL laddr, or CALLF lfaddr instruction is used, each instruction takes another machine cycle. Therefore, when more importance is attached to RAM utilization or throughput than software compatibility, use the Mk I mode.

4.2 Setting of Stack Bank Selection (SBS) Register

Use the stack bank selection register to switch between the Mk I mode and the Mk II mode. Figure 4-1 shows the format for doing this.

The stack bank selection register is set using a 4-bit memory manipulation instruction. When using the Mk I mode, be sure to initialize the stack bank selection register to $100 \times B^{Note}$ at the beginning of the program. When using the Mk II mode, be sure to initialize it to $000 \times B^{Note}$.

Note Set the desired value for \times .



Figure 4-1. Format of Stack Bank Selection Register

Caution SBS3 is set to "1" after RESET input, and consequently the CPU operates in the Mk I mode. When using instructions for the Mk II mode, set SBS3 to "0" to enter the Mk II mode before using the instructions.

5. DIFFERENCES BETWEEN $\mu \text{PD75P0116}$ AND $\mu \text{PD750104},$ 750106, AND 750108

The μ PD75P0116 replaces the internal mask ROM in the μ PD750104, 750106, and 750108 with a one-time PROM and features expanded ROM capacity. The μ PD75P0116's Mk I mode supports the Mk I mode in the μ PD750104, 750106, and 750108 and the μ PD75P0116's Mk II mode supports the Mk II mode in the μ PD750104, 750106, and 750108.

Table 5-2 lists differences among the μ PD75P0116 and the μ PD750104, 750106, and 750108. Be sure to check the differences between corresponding versions beforehand, especially when a PROM version is used for debugging or prototype testing of application systems and later the corresponding mask ROM version is used for full-scale production.

Please refer to the μ PD750108 User's Manual (U11330E) for details on CPU functions and on-chip hardware.

	Item	μPD750104	μPD750106	μPD750108	μPD75P0116	
Program counter		12-bit	13-bit		14-bit	
Program memor	y (bytes)	Mask ROM 4096	Mask ROM 6144	Mask ROM 8192	One-time PROM 16384	
Data memory (×	4 bits)	512				
Mask options	Pull-up resistor for port 4 and port 5	Yes (On-chip/not on-	chip can be specified.)	can be specified.)		
	Wait time when releasing STOP mode by interrupt generation	Yes (2 ⁹ /fcc or none)	Note		No (fixed at 2 ⁹ /fcc) Note	
	Feedback resistor for subsystem clock	Yes (can select usable or unusable.)		No (usable)		
Pin connection	Pins 6-9 (CU)	P33-P30			P33/MD3-P30/MD0	
	Pins 23-26 (GB)					
Pin 20 (CU)		IC			Vpp	
	Pin 38 (GB)					
	Pins 34-37 (CU)	P53-P50			P53/D7-P50/D4	
Pins 8-11 (GB)						
	Pins 38-41 (CU)	P43-P40			P43/D3-P40/D0	
Pins 13-16 (GB)						
Other Noise resistance and noise radiation may differ due to the different circuit cr mask layouts.		rcuit complexities and				

Table 5-1. Differences between μ PD75P0116 and μ PD750104, 750106, and 750108

Note 2⁹/fcc : 256 μs at 2.0 MHz, 512 μs at 1.0 MHz

Caution Noise resistance and noise radiation are different in PROM version and mask ROM versions. If using a mask ROM version instead of the PROM version for processes between prototype development and full production, be sure to fully evaluate the CS of the mask ROM version (not ES).

6. MEMORY CONFIGURATION



Figure 6-1. Program Memory Map

Note Can be used only at Mk II mode.

Remark For instructions other than those noted above, the "BR PCDE" and "BR PCXA" instructions can be used to branch to addresses with changes in the PC's lower 8 bits only.



Figure 6-2. Data Memory Map

Note For the stack area, one memory bank can be selected from memory bank 0 or 1.

7. INSTRUCTION SET

(1) Representation and coding formats for operands

In the instruction's operand area, use the following coding format to describe operands corresponding to the instruction's operand representations (for further description, refer to the **RA75X Assembler Package User's Manual - Language (EEU-1363)**). When there are several codes, select and use just one. Upper-case letters, and + and – symbols are key words that should be entered as they are.

For immediate data, enter an appropriate numerical value or label.

Instead of mem, fmem, pmem, bit, etc, a register flag symbol can be described as a label descriptor. (For further description, refer to the μ PD750108 User's Manual (U11330E)) Labels that can be entered for fmem and pmem are restricted.

Representation	Coding format
reg	X, A, B, C, D, E, H, L
reg1	X, B, C, D, E, H, L
rp	XA, BC, DE, HL
rp1	BC, DE, HL
rp2	BC, DE
rp'	XA, BC, DE, HL, XA', BC', DE', HL'
rp'1	BC, DE, HL, XA', BC', DE', HL'
rpa	HL, HL+, HL–, DE, DL
rpa1	DE, DL
n4	4-bit immediate data or label
n8	8-bit immediate data or label
mem	8-bit immediate data or label Note
bit	2-bit immediate data or label
fmem	FB0H-FBFH, FF0H-FFFH immediate data or label
pmem	FC0H-FFFH immediate data or label
addr	0000H-3FFFH immediate data or label
addr1	0000H-3FFFH immediate data or label (in Mk II mode only)
caddr	12-bit immediate data or label
faddr	11-bit immediate data or label
taddr	20H-7FH immediate data (however, bit0 = 0) or label
PORTn	PORT0-PORT8
IEXXX	IEBT, IECSI, IET0, IET1, IE0-IE2, IE4, IEW
RBn	RB0-RB3
MBn	MB0, MB1, MB15

Note When processing 8-bit data, only even addresses can be specified.

(2) Operati	on legend
А	: A register; 4-bit accumulator
В	: B register
С	: C register
D	: D register
Е	: E register
Н	: H register
L	: L register
Х	: X register
XA	: Register pair (XA); 8-bit accumulator
BC	: Register pair (BC)
DE	: Register pair (DE)
HL	: Register pair (HL)
XA'	: Expansion register pair (XA')
BC'	: Expansion register pair (BC')
DE'	: Expansion register pair (DE')
HL'	: Expansion register pair (HL')
PC	: Program counter
SP	: Stack pointer
CY	: Carry flag; bit accumulator
PSW	: Program status word
MBE	: Memory bank enable flag
RBE	: Register bank enable flag
PORTn	: Port n (n = 0 to 8)
IME	: Interrupt master enable flag
IPS	: Interrupt priority select register
IE×××	: Interrupt enable flag
RBS	: Register bank select register
MBS	: Memory bank select register
PCC	: Processor clock control register
•	: Delimiter for address and bit
(××)	: Contents of address ××
××Н	: Hexadecimal data

(3) Description of symbols used in addressing area

*4	MB = MBE • MBS	
1	MBS = 0, 1, 15	
*2	MB = 0	
	MBE = 0 : MB = 0 (000H-07FH)	
*0	MB = 15 (F80H-FFFH)	Data memory addressing
3	MBE = 1 : MB = MBS	
	MBS = 0, 1, 15	
*4	MB = 15, fmem = FB0H-FBFH, FF0H-FFFH	
*5	MB = 15, pmem = FC0H-FFFH	
*6	addr = 0000H-3FFFH	
*7	addr, addr1 = (Current PC) –15 to (Current PC) –1	
	(Current PC) +2 to (Current PC) +16	
	caddr = 0000H-0FFFH (PC13, 12 = 00B) or	
*8	1000H-1FFFH (PC13, 12 = 01B) or	Program memory
0	2000H-2FFFH (PC13, 12 = 10B) or	addressing
	3000H-3FFFH (PC13, 12 = 11B)	
*9	faddr = 0000H-07FFH	
*10	taddr = 0020H-007FH	
*11	addr1 = 0000H-3FFFH (Mk II mode only)	

Remarks 1. MB indicates access-enabled memory banks.

- **2.** In area *2, MB = 0 for both MBE and MBS.
- **3.** In areas *4 and *5, MB = 15 for both MBE and MBS.
- **4.** Areas *6 to *11 indicate corresponding address-enabled areas.

(4) Description of machine cycles

S indicates the number of machine cycles required for skipping of skip-specified instructions. The value of S varies as shown below.

- No skip S = 0
- Skipped instruction is 1-byte or 2-byte instruction S = 1
- Skipped instruction is 3-byte instruction Note S = 2

Note 3-byte instructions: BR !addr, BRA !addr1, CALL !addr, CALLA !addr1

Caution The GETI instruction is skipped for one machine cycle.

One machine cycle equals one cycle (= tcr) of the CPU clock Φ . Use the PCC setting to select among four cycle times.

Group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Transfer	MOV	A, # n4	1	1	A ← n4		String-effect A
		reg1, # n4	2	2	reg1 ← n4		
		XA, # n8	2	2	$XA \leftarrow n8$		String-effect A
		HL, # n8	2	2	HL ← n8		String-effect B
		rp2, # n8	2	2	rp2 ← n8		
		A, @HL	1	1	$A \gets (HL)$	*1	
		A, @HL+	1	2 + S	$A \leftarrow (HL)$, then $L \leftarrow L + 1$	*1	L = 0
		A, @HL-	1	2 + S	$A \leftarrow (HL)$, then $L \leftarrow L - 1$	*1	L = FH
		A, @rpa1	1	1	$A \leftarrow (rpa1)$	*2	
		XA, @HL	2	2	$XA \gets (HL)$	*1	
		@HL, A	1	1	$(HL) \gets A$	*1	
		@HL, XA	2	2	$(HL) \gets XA$	*1	
		A, mem	2	2	$A \gets (mem)$	*3	
		XA, mem	2	2	$XA \gets (mem)$	*3	
		mem, A	2	2	$(mem) \gets A$	*3	
		mem, XA	2	2	$(mem) \leftarrow XA$	*3	
		A, reg	2	2	$A \gets reg$		
		XA, rp'	2	2	$XA \gets rp'$		
		reg1, A	2	2	$reg1 \leftarrow A$		
		rp'1, XA	2	2	rp'1 ← XA		
	ХСН	A, @HL	1	1	$A \leftrightarrow (HL)$	*1	
		A, @HL+	1	2 + S	A \leftrightarrow (HL), then L \leftarrow L + 1	*1	L = 0
		A, @HL-	1	2 + S	A \leftrightarrow (HL), then L \leftarrow L – 1	*1	L = FH
		A, @rpa1	1	1	$A \leftrightarrow (rpa1)$	*2	
		XA, @HL	2	2	$XA \leftrightarrow (HL)$	*1	
		A, mem	2	2	$A \leftrightarrow (mem)$	*3	
		XA, mem	2	2	$XA \leftrightarrow (mem)$	*3	
		A, reg1	1	1	$A \leftrightarrow reg1$		
		XA, rp'	2	2	$XA \leftrightarrow rp'$		
Table	MOVT	XA, @PCDE	1	3	XA ← (PC13-8 + DE)ROM		
reference		XA, @PCXA	1	3	$XA \leftarrow (PC_{13-8} + XA)_{ROM}$		
		XA, @BCDE	1	3	$XA \gets (BCDE)_{ROM}^{Note}$	*6	
		XA, @BCXA	1	3	$XA \leftarrow \overline{(BCXA)_{ROM}}^{Note}$	*6	

Note As for the B register, only the lower 2 bits are valid.

Group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Bit transfer	MOV1	CY, fmem.bit	2	2	$CY \gets (fmem.bit)$	*4	
		CY, pmem.@L	2	2	$CY \gets (pmem7-2 + L3-2.bit(L1-0))$	*5	
		CY, @H + mem.bit	2	2	CY ← (H + mem3-0.bit)	*1	
		fmem.bit, CY	2	2	(fmem.bit) ← CY	*4	
		pmem.@L, CY	2	2	(pmem7-2 + L3-2.bit(L1-0)) ← CY	*5	
		@H + mem.bit, CY	2	2	(H + mem₃-₀.bit) ← CY	*1	
Operation	ADDS	A, #n4	1	1 + S	$A \leftarrow A + n4$		carry
		XA, #n8	2	2 + S	XA ← XA + n8		carry
		A, @HL	1	1 + S	$A \leftarrow A + (HL)$	*1	carry
		XA, rp'	2	2 + S	$XA \leftarrow XA + rp'$		carry
		rp'1, XA	2	2 + S	rp'1 ← rp'1 + XA		carry
	ADDC	A, @HL	1	1	$A,CY \gets A + (HL) + CY$	*1	
		XA, rp'	2	2	$XA, CY \gets XA + rp' + CY$		
		rp'1, XA	2	2	rp'1, CY ← rp'1 + XA + CY		
	SUBS	A, @HL	1	1 + S	$A \leftarrow A - (HL)$	*1	borrow
		XA, rp'	2	2 + S	$XA \leftarrow XA - rp'$		borrow
		rp'1, XA	2	2 + S	$rp'1 \leftarrow rp'1 - XA$		borrow
	SUBC	A, @HL	1	1	$A,CY \gets A - (HL) - CY$	*1	
		XA, rp'	2	2	$XA, CY \gets XA - rp' - CY$		
		rp'1, XA	2	2	$rp'1, CY \leftarrow rp'1 - XA - CY$		
	AND	A, #n4	2	2	$A \leftarrow A \land n4$		
		A, @HL	1	1	$A \leftarrow A \land (HL)$	*1	
		XA, rp'	2	2	$XA \leftarrow XA \land rp'$		
		rp'1, XA	2	2	$rp'1 \leftarrow rp'1 \land XA$		
	OR	A, #n4	2	2	A ← A v n4		
		A, @HL	1	1	$A \gets A \lor (HL)$	*1	
		XA, rp'	2	2	$XA \leftarrow XA v rp'$		
		rp'1, XA	2	2	rp'1 ← rp'1 v XA		
	XOR	A, #n4	2	2	A ← A ₩ n4		
		A, @HL	1	1	$A \gets A \not \forall (HL)$	*1	
		XA, rp'	2	2	$XA \leftarrow XA \not \dashv rp'$		
		rp'1, XA	2	2	rp'1 ← rp'1 v XA		

Group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Accumulator	RORC	A	1	1	$CY \leftarrow A_0, A_3 \leftarrow CY, A_{n-1} \leftarrow A_n$		
manipulate	NOT	A	2	2	$A \leftarrow \overline{A}$		
Increment/	INCS	reg	1	1 + S	reg ← reg + 1		reg = 0
decrement		rp1	1	1 + S	rp1 ← rp1 + 1		rp1 = 00H
		@HL	2	2 + S	(HL) ← (HL) + 1	*1	(HL) = 0
		mem	2	2 + S	(mem) ← (mem) + 1	*3	(mem) = 0
	DECS	reg	1	1 + S	reg ← reg – 1		reg = FH
		rp'	2	2 + S	$rp' \leftarrow rp' - 1$		rp' = FFH
Compare	SKE	reg, #n4	2	2 + S	Skip if reg = n4		reg = n4
		@HL, #n4	2	2 + S	Skip if (HL) = n4	*1	(HL) = n4
		A, @HL	1	1 + S	Skip if A = (HL)	*1	A = (HL)
		XA, @HL	2	2 + S	Skip if XA = (HL)	*1	XA = (HL)
		A, reg	2	2 + S	Skip if A = reg		A = reg
		XA, rp'	2	2 +S	Skip if XA = rp'		XA = rp'
Carry flag	SET1	CY	1	1	CY ← 1		
manipulate	CLR1	CY	1	1	$CY \leftarrow 0$		
	SKT	CY	1	1 + S	Skip if CY = 1		CY = 1
	NOT1	CY	1	1	$CY \leftarrow \overline{CY}$		

Group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Memory bit	SET1	mem.bit	2	2	(mem.bit) ← 1	*3	
manipulate		fmem.bit	2	2	(fmem.bit) ←1	*4	
		pmem.@L	2	2	(pmem7-2 + L3-2.bit(L1-0)) ← 1	*5	
		@H + mem.bit	2	2	(H + mem₃-o.bit) ← 1	*1	
	CLR1	mem.bit	2	2	(mem.bit) ← 0	*3	
		fmem.bit	2	2	$(\text{fmem.bit}) \leftarrow 0$	*4	
		pmem.@L	2	2	(pmem7-2 + L3-2.bit(L1-0)) ← 0	*5	
		@H + mem.bit	2	2	$(H + mem_{3-0}.bit) \leftarrow 0$	*1	
	SKT	mem.bit	2	2 + S	Skip if(mem.bit) = 1	*3	(mem.bit) = 1
		fmem.bit	2	2 + S	Skip if(fmem.bit) = 1	*4	(fmem.bit) = 1
		pmem.@L	2	2 + S	Skip if(pmem7-2 + L3-2.bit(L1-0)) = 1	*5	(pmem.@L) = 1
		@H + mem.bit	2	2 + S	Skip if(H + mem3-0.bit) = 1	*1	(@H + mem.bit) = 1
	SKF	mem.bit	2	2 + S	Skip if(mem.bit) = 0	*3	(mem.bit) = 0
		fmem.bit	2	2 + S	Skip if(fmem.bit) = 0	*4	(fmem.bit) = 0
		pmem.@L	2	2 + S	Skip if(pmem7-2 + L3-2.bit(L1-0)) = 0	*5	(pmem.@L) = 0
		@H + mem.bit	2	2 + S	Skip if(H + mem ₃₋₀ .bit) = 0	*1	(@H + mem.bit) = 0
	SKTCLR	fmem.bit	2	2 + S	Skip if(fmem.bit) = 1 and clear	*4	(fmem.bit) = 1
		pmem.@L	2	2 + S	Skip if(pmem7-2 + L3-2.bit (L1-0)) = 1 and clear	*5	(pmem.@L) = 1
		@H + mem.bit	2	2 + S	Skip if(H + mem3-0.bit) = 1 and clear	*1	(@H + mem.bit) = 1
	AND1	CY, fmem.bit	2	2	$CY \leftarrow CY \land (fmem.bit)$	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \land (pmem7-2 + L3-2.bit(L1-0))$	*5	
		CY, @H + mem.bit	2	2	$CY \leftarrow CY \land (H + mem_{3-0}.bit)$	*1	
	OR1	CY, fmem.bit	2	2	$CY \leftarrow CY v$ (fmem.bit)	*4	
		CY, pmem.@L	2	2	CY ← CY v (pmem7-2 + L3-2.bit(L1-0))	*5	
		CY, @H + mem.bit	2	2	CY ← CY v (H + mem3-0.bit)	*1	
	XOR1	CY, fmem.bit	2	2	$CY \leftarrow CY \forall$ (fmem.bit)	*4	
		CY, pmem.@L	2	2	CY ← CY ∀ (pmem7-2 + L3-2.bit(L1-0))	*5	
		CY, @H + mem.bit	2	2	CY ← CY ∀ (H + mem3-0.bit)	*1	

Group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Branch	BR Note 1	addr			PC13-0 ← addr Assembler selects the most appropriate instruction among the following: • BR !addr • BRCB !caddr • BR \$addr	*6	
		addr1		_	PC13-0 ← addr1 Assembler selects the most appropriate instruction among the following: • BRA !addr1 • BR !addr • BRCB !caddr • BR \$addr1	*11	
		!addr	3	3	PC13-0 ← addr	*6	
		\$addr	1	2	PC13-0 ← addr	*7	
		\$addr1	1	2	PC13-0 ← addr1		
		PCDE	2	3	PC13-0 ← PC13-8 + DE		
		PCXA	2	3	PC13-0 ← PC13-8 + XA		
		BCDE	2	3	PC13-0 ← BCDE Note 2	*6	
		BCXA	2	3	PC13-0 - BCXA Note 2	*6	
	BRA Note 1	!addr1	3	3	PC13-0 ← addr1	*11	
	BRCB	!caddr	2	2	PC13-0 ← PC13, 12 + caddr11-0	*8	

Notes 1. Shaded areas indicate support for the Mk II mode only. Other areas indicate support for the Mk I mode only.2. As for the B register, only the lower 2 bits are valid.

Group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Subroutine stack control	CALLA Note	!addr1	3	3	$\begin{array}{l} (SP-5) \leftarrow 0, \ 0, \ PC_{13,12} \\ (SP-6)(SP-3)(SP-4) \leftarrow PC_{11-0} \\ (SP-2) \leftarrow \times, \times, \ MBE, \ RBE \\ PC_{13-0} \leftarrow addr1, \ SP \leftarrow SP-6 \end{array}$	*11	
	CALL Note	!addr	3	3	$(SP - 4)(SP - 1)(SP - 2) \leftarrow PC_{11-0}$ $(SP - 3) \leftarrow (MBE, RBE, PC_{13, 12})$ $PC_{13-0} \leftarrow addr, SP \leftarrow SP - 4$ $(SP - 5) \leftarrow 0, 0, PC_{13, 12}$ $(SP - 6)(SP - 3)(SP - 4) \leftarrow PC_{11-0}$ $(SP - 2) \leftarrow x, x, MBE, RBE$ $PC_{120} \leftarrow addr, SP \leftarrow SP - 6$	*6	
	CALLF Note	!faddr	2	2	$(SP - 4)(SP - 1)(SP - 2) \leftarrow PC_{11-0}$ $(SP - 3) \leftarrow (MBE, RBE, PC_{13, 12})$ $PC_{13-0} \leftarrow 000 + faddr, SP \leftarrow SP - 4$ $(SP - 5) \leftarrow 0, 0, PC_{13, 12}$ $(SP - 6)(SP - 3)(SP - 4) \leftarrow PC_{11-0}$ $(SP - 2) \leftarrow x, x, MBE, RBE$ $PC_{13-0} \leftarrow 000 + faddr, SP \leftarrow SP - 6$	*9	
	RET Note		1	3	(MBE, RBE, PC ₁₃ , 12) \leftarrow (SP + 1) PC ₁₁₋₀ \rightarrow (SP)(SP + 3)(SP + 2) SP \leftarrow SP + 4 $\times, \times, MBE, RBE \leftarrow (SP + 4)$ 0, 0, PC ₁₃₋₁₂ \leftarrow (SP + 1) PC ₁₁₋₀ \leftarrow (SP)(SP + 3)(SP + 2) SP \leftarrow SP + 6		
	RETS Note		1	3+S	$\begin{array}{l} (\text{MBE, RBE, PC}_{13, 12}) \leftarrow (\text{SP} + 1) \\ \text{PC}_{11 \cdot 0} \leftarrow (\text{SP})(\text{SP} + 3)(\text{SP} + 2) \\ \text{SP} \leftarrow \text{SP} + 4 \\ \text{then skip unconditionally} \\ \times, \times, \text{MBE, RBE} \leftarrow (\text{SP} + 4) \\ 0, 0, \text{PC}_{13 \cdot 12} \leftarrow (\text{SP} + 1) \\ \text{PC}_{11 \cdot 0} \leftarrow (\text{SP})(\text{SP} + 3)(\text{SP} + 2) \\ \text{SP} \leftarrow \text{SP} + 6 \\ \text{then skip unconditionally} \end{array}$		Unconditional
	RETI Note		1	3	$\begin{split} & MBE, RBE, PC_{13,\ 12} \leftarrow (SP+1) \\ & PC_{11\cdot0} \leftarrow (SP)(SP+3)(SP+2) \\ & PSW \leftarrow (SP+4)(SP+5), SP \leftarrow SP+6 \\ & 0, 0, PC_{13,\ 12} \leftarrow (SP+1) \\ & PC_{11\cdot0} \leftarrow (SP)(SP+3)(SP+2) \\ & PSW \leftarrow (SP+4)(SP+5), SP \leftarrow SP+6 \end{split}$		

Note	Shaded areas indicate support for the Mk II r	mode only. O	Other areas indicate support for the Mk I r	node only.
------	---	--------------	---	------------

Group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Subroutine	PUSH	rp	1	1	$(SP - 1)(SP - 2) \leftarrow rp, SP \leftarrow SP - 2$		
stack control		BS	2	2	$(SP-1) \leftarrow MBS, (SP-2) \leftarrow RBS, SP \leftarrow SP-2$		
	POP	rp	1	1	$rp \leftarrow (SP + 1)(SP), SP \leftarrow SP + 2$		
		BS	2	2	$MBS \leftarrow (SP + 1), RBS \leftarrow (SP), SP \leftarrow SP + 2$		
Interrupt	EI		2	2	$IME(IPS.3) \leftarrow 1$		
control		IExxx	2	2	IE××× ← 1		
	DI		2	2	$IME(IPS.3) \leftarrow 0$		
		IExxx	2	2	$IE \times \times \leftarrow 0$		
I/O	IN Note 1	A, PORTn	2	2	$A \leftarrow PORTn$ (n = 0 - 8)		
		XA, PORTn	2	2	$XA \leftarrow PORTn_{+1}, PORTn (n = 4, 6)$		
	OUT Note 1	PORTn, A	2	2	$PORTn \leftarrow A$ (n = 2 - 8)		
		PORTn, XA	2	2	PORTn+1, PORTn \leftarrow XA (n = 4, 6)		
CPU control	HALT		2	2	Set HALT Mode(PCC.2 \leftarrow 1)		
	STOP		2	2	Set STOP Mode(PCC.3 \leftarrow 1)		
	NOP		1	1	No Operation		
Special	SEL	RBn	2	2	$RBS \leftarrow n (n = 0 - 3)$		
		MBn	2	2	MBS ← n (n = 0, 1, 15)		
	GET Note 2, 3	taddr	1	3	When using TBR instruction	*10	
					PC ₁₃₋₀ ← (taddr) ₅₋₀ + (taddr + 1)		
					When using TCALL instruction		
					$(SP-4)(SP-1)(SP-2) \leftarrow PC_{11-0}$		
					$(SP - 3) \leftarrow MBE, RBE, PC_{13, 12}$		
					PC ₁₃₋₀ ← (taddr)₅-0 + (taddr + 1)		
					$SP \leftarrow SP - 4$		
					When using instruction other than TBR or TCALL Execute (taddr)(taddr + 1) instructions		Determined by referenced instruction
			1	3	When using TBR instruction	*10	
					PC ₁₃₋₀ ← (taddr) ₅₋₀ + (taddr + 1)		
				4	When using TCALL instruction		
					(SP − 5) ← 0, 0, PC _{13, 12}		
					$(SP-6)(SP-3)(SP-4) \leftarrow PC_{11-0}$		
					$(SP - 2) \leftarrow \times, \times, MBE, RBE$		
					PC ₁₃₋₀ ← (taddr) ₅₋₀ + (taddr + 1)		
					$SP \leftarrow SP - 6$		
				3	• When using instruction other than TBR or TCALL Execute (taddr)(taddr + 1) instructions		Determined by referenced instruction

Notes 1. Before executing the IN or OUT instruction, set MBE to 0 or 1 and set MBS to 15.

- **2.** TBR and TCALL are assembler directives for the GETI instruction's table definitions.
- 3. Shaded areas indicate support for the Mk II mode only. Other areas indicate support for the Mk I mode only.

8. ONE-TIME PROM (PROGRAM MEMORY) WRITE AND VERIFY

The program memory in the μ PD75P0116 is a 16384 × 8-bit electronic write-enabled one-time PROM. The pins listed in the table below are used for this PROM's write/verify operations. Clock input from the CL1 pins is used instead of address input as a method for updating addresses.

Pin name	Function
Vpp	Pin (usually VDD) where programming voltage is applied during program memory write/verify
CL1, CL2	Clock input to the CL1 pin for address updating during program memory write/verify. Leave the CL2 pin open.
MD0/P30-MD3/P33	Operation mode selection pin for program memory write/verify
D0/P40-D3/P43 (lower 4) D4/P50-D7/P53 (higher 4)	8-bit data I/O pin for program memory write/verify
Vdd	Pin where power supply voltage is applied. Power voltage range for normal operation is 1.8 to 5.5 V. Apply 6.0 V for program memory write/verify.

Caution Pins not used for program memory write/verify should be processed as follows.

- All unused pins except XT2 Connect to Vss via a pull-down resistor
- XT2 pin Leave open

8.1 Operation Modes for Program Memory Write/Verify

When +6 V is applied to the μ PD75P0116's V_{DD} pin and +12.5 V is applied to its V_{PP} pin, program write/verify modes are in effect. Furthermore, the following detailed operation modes can be specified by setting pins MD0 to MD3 as shown below.

O	peration mo	de speci	fication			Operation mode
Vpp	Vdd	MD0	MD1	MD2	MD3	
+12.5 V	+6 V	Н	L	н	L	Zero-clear program memory address
		L	н	н	Н	Write mode
		L	L	н	Н	Verify mode
		н	×	н	н	Program inhibit mode

Remark X: L or H

8.2 Steps in Program Memory Write Operation

High-speed program memory write can be executed via the following steps.

- (1) Pull down unused pins to Vss via resistors. Set the CL1 pin to low.
- (2) Apply +5 V to the VDD and VPP pins.
- (3) Wait 10 μs.
- (4) Zero-clear mode for program memory addresses.
- (5) Apply +6 V to VDD and +12.5 V power to VPP.
- (6) Write data using 1-ms write mode.
- (7) Verify mode. If write is verified, go to step (8) and if write is not verified, go back to steps (6) and (7).
- (8) X [= number of write operations from steps (6) and (7)] \times 1 ms additional write
- (9) 4 pulse inputs to the CL1 pin updates (increments +1) the program memory address.
- (10) Repeat steps (6) to (9) until the last address is completed.
- (11) Zero-clear mode for program memory addresses.
- (12) Apply +5 V to the VDD and VPP pins.
- (13) Power supply OFF

The following diagram illustrates steps (2) to (9).



8.3 Steps in Program Memory Read Operation

The μ PD75P0116 can read out the program memory contents via the following steps.

- (1) Pull down unused pins to Vss via resistors. Set the CL1 pin to low.
- (2) Apply +5 V to the VDD and VPP pins.
- (3) Wait 10 μs.
- (4) Zero-clear mode for program memory addresses.
- (5) Apply +6 V power to VDD and +12.5 V to VPP.
- (6) Verify mode. When a clock pulse is input to the CL1 pin, data is output sequentially to one address at a time based on a cycle of four pulse inputs.
- (7) Zero-clear mode for program memory addresses.
- (8) Apply +5 V power to the VDD and VPP pins.
- (9) Power supply OFF

The following diagram illustrates steps (2) to (7).



8.4 One-Time PROM Screening

Due to its structure, the one-time PROM cannot be fully tested before shipment by NEC. Therefore, NEC recommends the screening process, that is, after the required data is written to the PROM and the PROM is stored under the high-temperature conditions shown below, the PROM should be verified.

Storage temperature	Storage time
125 °C	24 hours

9. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = 25 °C)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	Vdd		-0.3 to +7.0	V
PROM supply voltage	Vpp		-0.3 to + 13.5	V
Input voltage	VI1	Other than ports 4, 5	-0.3 to V _{DD} +0.3	V
	V12	Ports 4, 5 (N-ch open drain)	-0.3 to + 14	V
Output voltage	Vo		-0.3 to V _{DD} + 0.3	V
High-level output current	Іон	Per pin	-10	mA
		Total of all pins	-30	mA
Low-level output current	lo∟	Per pin	30	mA
		Total of all pins	220	mA
Operating ambient temperature	TA		-40 to +85	°C
Storage temperature	Tstg		-65 to +150	°C

Caution If the absolute maximum rating of even one of the parameters is exceeded even momentarily, the quality of the product may be degraded. The absolute maximum ratings are therefore values which, when exceeded, can cause the product to be damaged. Be sure that these values are never exceeded when using the product.

Capacitance (T_A = 25 $^{\circ}$ C, V_{DD} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	CIN	f = 1 MHz			15	pF
Output capacitance	Соит	Pins other than tested pins: 0 V			15	pF
I/O capacitance	Сю				15	pF

Main System Clock Oscillation Circuit Characteristics (TA = -40 to +85 $^{\circ}$ C, V_{DD} = 1.8 to 5.5 V)

Resonator	Recommended constants	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
RC oscillation		Oscillation frequency (fcc) Note		0.4		2.0	MHz

- **Note** The oscillation frequency shown above indicates characteristics of the oscillation circuit only. For the instruction execution time and oscillation frequency characteristics, refer to **AC Characteristics**.
- Caution When using the main system clock oscillation circuit, wire the portion enclosed in the dotted line in the above figure as follows to prevent adverse influences due to wiring capacitance:
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with other signal lines.
 - Do not route the wiring in the vicinity of a line through which a high alternating current flows.
 - Always keep the ground point of the capacitor of the oscillation circuit at the same potential as VDD.
 - Do not ground to a power supply pattern through which a high current flows.
 - Do not extract signals from the oscillation circuit.

Subsystem Clock Oscillation Circuit Characteristics ($T_A = -40$ to +85 °C, $V_{DD} = 1.8$ to 5.5 V)

Resonator	Recommended constants	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	XT1 XT2	Oscillation frequency (f _{XT}) Note 1		32	32.768	35	kHz
		Oscillation stabilization time Note 2	V _{DD} = 4.5 to 5.5 V		1.0	2	s
						10	S
External clock		XT1 input frequency (f _{XT}) Note 1		32		100	kHz
	Å	XT1 input high-, low-level widths (txTH, txTL)		5		15	μs

Notes 1. The oscillation frequency shown above indicate characteristics of the oscillation circuit only. For the instruction execution time, refer to **AC Characteristics**.

- 2. The oscillation stabilization time is the time required for oscillation to be stabilized after VDD has been applied.
- Caution When using the subsystem clock oscillation circuit, wire the portion enclosed in the dotted line in the above figure as follows to prevent adverse influences due to wiring capacitance:
 - · Keep the wiring length as short as possible.
 - · Do not cross the wiring with other signal lines.
 - Do not route the wiring in the vicinity of a line through which a high alternating current flows.
 - Always keep the ground point of the capacitor of the oscillation circuit at the same potential as VDD.
 - Do not ground to a power supply pattern through which a high current flows.
 - Do not extract signals from the oscillation circuit.

The subsystem clock oscillation circuit has a low amplification factor to reduce current dissipation and is more susceptible to noise than the main system clock oscillation circuit. Therefore, exercise utmost care in wiring the subsystem clock oscillation circuit.

Parameter	Symbol		Condition	s	MIN.	TYP.	MAX.	Unit
Low-level	lol	Per pin					15	mA
output current		Total of all pins					150	mA
High-level input	VIH1	Ports 2, 3,	8	$2.7 \le V_{\text{DD}} \le 5.5 \text{ V}$	0.7 Vdd		Vdd	V
voltage				$1.8~\leq V_{\text{DD}} \leq 2.7~\text{V}$	0.9 Vdd		Vdd	V
	VIH2	Ports 0, 1,	6, 7, RESET	$2.7~\leq V_{\text{DD}} \leq 5.5~\text{V}$	0.8 Vdd		Vdd	V
				$1.8~\leq V_{\text{DD}} \leq 2.7~\text{V}$	0.9 Vdd		Vdd	V
	Vінз	Ports 4, 5 (N-ch open drain)	$2.7~\leq V_{\text{DD}} \leq 5.5~\text{V}$	0.7 Vdd		13	V
				$1.8~\leq V_{\text{DD}} \leq 2.7~\text{V}$	0.9 Vdd		13	V
	VIH4	XT1			VDD-0.1		Vdd	V
Low-level input	VIL1	Ports 2-5, 8	3	$2.7 \le V_{DD} \le 5.5 \text{ V}$	0		0.3 Vdd	V
voltage				$1.8 \le V_{DD} \le 2.7 \text{ V}$	0		0.1 Vdd	V
	VIL2	Ports 0, 1,	6, 7, RESET	$2.7 \le V_{DD} \le 5.5 \text{ V}$	0		0.2 Vdd	V
				$1.8 \le V_{DD} \le 2.7 \text{ V}$	0		0.1 Vdd	V
	VIL3	XT1			0		0.1	V
High-level output voltage	Vон	SCK, SO, р Іон = −1.0 г	oorts 2, 3, 6-8 mA	orts 2, 3, 6-8				V
Low-level output	Vol1	SCK, SO,	Io∟ = 15 mA, Vdd	= 5.0 V ± 10 %		0.2	2.0	V
voltage		ports 2-8	lo∟ = 1.6 mA				0.4	V
-	Vol2	SB0, SB1	N-ch open drain				0.2 Vdd	V
			Pull-up resistor ≥	1 kΩ				
High-level input	Ішні	Vin = Vdd	Pins other than X	(T1			3	μA
leakage current	ILIH2		XT1				20	μA
-	Іцнз	VIN = 13 V	Ports 4, 5 (N-ch	open drain)			20	μA
Low-level input		$V_{IN} = 0 V$	Pins other than p	orts 4, 5, XT1			-3	μA
leakage current	ILIL2		XT1				-20	μA
	ILIL3	-	Ports 4, 5 (N-ch input instruction i	open drain) When s not executed			-3	μA
			Ports 4, 5 (N-ch				20	
			open drain)				-30	μΑ
			When input	VDD = 5.0 V		-10	-27	μA
			executed	$V_{DD} = 3.0 V$		-3	-8	μA
High-level output	ILOH1	Vout = Vdd	SCK, SO/SB0, S	B1, Ports 2, 3, 6-8			3	μA
leakage current	ILOH2	Vout = 13 V	Ports 4, 5 (N-ch	open drain)			20	μA
Low-level output	Ilol	Vout = 0 V					-3	μA
leakage current								
Internal pull-up	R∟	VIN = 0 V	Ports 0-3, 6-8 (e)	cept P00 pin)	50	100	200	kΩ
resistor								

DC Characteristics (T_A = -40 to +85 $^{\circ}$ C, V_{DD} = 1.8 to 5.5 V)

Parameter	Symbol		Co	onditions		MIN.	TYP.	MAX.	Unit
Supply current Note 1	IDD1	1.0 MHz Note 2	VDD = 5.0	√ ± 10 % [№]	ote 3		0.9	1.8	mA
		RC oscillation R = $22 k\Omega$	VDD = 3.0	/DD = 3.0 V ± 10 % Note 4			250	500	μA
	IDD2	C = 22 pF	HALT	VDD = 5.0	V ± 10 %		370	920	μA
			mode $V_{DD} = 3.0 V$		V ± 10 %		170	340	μA
	Іррз	32.768	Low-	VDD = 3.0	V ± 10 %		55.0	200	μA
		kHz Note 5 crvstal	voltage	VDD = 2.0	V ± 10 %		22.0	70.0	μA
		oscillation	IIIOUE	VDD = 3.0	V, T _A = 25 °C		55.0	90.0	μA
			Low current dissipation mode Note 7	V_{DD} = 3.0 V \pm 10 %			50.0	150	μA
				VDD = 3.0	V, T _A = 25 °C		50.0	85.0	μA
	IDD4		HALT	Low-	V_{DD} = 3.0 V \pm 10 %		5.0	30.0	μA
			mode	voltage	V_{DD} = 2.0 V \pm 10 %		2.5	10.0	μA
				mode	$V_{\text{DD}} = 3.0 \text{ V}, T_{\text{A}} = 25 ^{\circ}\text{C}$		5.0	10.0	μA
				Low current	V_{DD} = 3.0 V \pm 10 %		4.0	15.0	μA
				mode Note 7	$V_{\text{DD}} = 3.0 \text{ V}, T_{\text{A}} = 25 ^{\circ}\text{C}$		4.0	7.0	μA
	IDD5	XT1 = 0V Note 8	VDD = 5.0	V ± 10 %			0.05	5.0	μA
		STOP mode	VDD = 3.0 V	V ± 10 %			0.02	2.5	μA
					T _A = 25 °C		0.02	0.2	μA

DC Characteristics (T_A = -40 to +85 °C, V_{DD} = 1.8 to 5.5 V)

Notes 1. The current flowing through the internal pull-up resistor is not included.

- 2. Including the case when the subsystem clock oscillates.
- **3.** When the device operates in high-speed mode with the processor clock control register (PCC) set to 0011.
- 4. When the device operates in low-speed mode with PCC set to 0000.
- **5.** When the device operates on the subsystem clock, with the system clock control register (SCC) set to 1001 and oscillation of the main system clock stopped.
- 6. When the suboscillation circuit control register (SOS) is set to 0000.
- 7. When SOS is set to 0010.
- 8. When SOS is set to 00×1, and the suboscillation circuit feedback resistor is not used (x: don't care).

Parameter	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
CPU clock cycle time ^{Note 1}	tcy	Operates with	n main system clock	2.0		128	μs	
(minimum instruction execution time = 1 machine cycle)		Operates with	n subsystem clock		114	122	125	μs
TI0 input frequency	fтı	VDD = 2.7 to 5	V _{DD} = 2.7 to 5.5 V				1.0	MHz
							275	kHz
TI0 high-, low-level	t⊤iн, t⊤i∟	VDD = 2.7 to 5	V _{DD} = 2.7 to 5.5 V					μs
widths					1.8			μs
Interrupt input high-,	tinth,	INT0		IM02 = 0	Note 2			μs
low-level widths	t intl			IM02 = 1	10			μs
		INT1, 2, 4			10			μs
		KR0-KR7	KR0-KR7					μs
RESET low-level width	trsl				10			μs
RC oscillation	fcc	R = 22 kΩ, V_{DD} = 2.7 to 5.5 V			0.9	1.0	1.3	MHz
frequency		C = 22 pF	V _{DD} = 1.8 to 5.5 V		0.55	1.0	1.3	MHz

AC Characteristics (T_A = -40 to +85 °C, V_{DD} = 1.8 to 5.5 V)

Notes 1. The cycle time of the CPU clock (ϕ) (minimum instruction execution time) when the device operates with the main system clock is determined by the time constant of the connected resistor (R) and capacitor (C), and the value of the processor clock control register (PCC). When the device operates with the subsystem clock, the cycle time of the CPU clock (ϕ) is determined by the oscillation frequency of the connected oscillator (and external clock), and the values of the system clock control register (SCC) and processor clock control register (PCC).

The figure on the below shows the supply voltage V_{DD} vs. cycle time toy characteristics when the device operates with the main system clock.

2. 2tcy or 128/fcc depending on the setting of the interrupt mode register (IM0).



Serial Transfer Operation

Parameter	Symbol	Cond	MIN.	TYP.	MAX.	Unit	
SCK cycle time	t ксү1	V _{DD} = 2.7 to 5.5 \	1300			ns	
				3800			ns
SCK high-, low-level widths	tĸ∟ı,	VDD = 2.7 to 5.5 \	/	tксү1/2-50			ns
	tкнı		tксү1/2–150			ns	
SINote 1 setup time	tsik1	VDD = 2.7 to 5.5 \	150			ns	
(vs. SCK ↑)				500			ns
SI ^{Note 1} hold time	tksi1	VDD = 2.7 to 5.5 \	/	400			ns
(vs. SCK ↑)				600			ns
$\overline{\text{SCK}} \downarrow \rightarrow \text{SO}^{\text{Note 1}}$ output	tkso1	$R_{L} = 1 \ k\Omega^{Note \ 2}$	V _{DD} = 2.7 to 5.5 V	0		250	ns
delay time		C∟ = 100 pF		0		1000	ns

2-wire and 3-wire serial I/O modes (\overline{SCK} … internal clock output): (T_A = -40 to +85 °C, V_{DD} = 1.8 to 5.5 V)

Notes 1. Read as SB0 or SB1 when using the 2-wire serial I/O mode.

2. RL and CL respectively indicate the load resistance and load capacitance of the SO output line.

2-wire and 3-wire serial I/O modes (\overline{SCK} --- external clock input): (T_A = -40 to +85 °C, V_{DD} = 1.8 to 5.5 V)

Parameter	Symbol	Cond	itions	MIN.	TYP.	MAX.	Unit
SCK cycle time	tксү2	VDD = 2.7 to 5.5	/	800			ns
				3200			ns
SCK high-, low-level widths	tĸ∟₂,	VDD = 2.7 to 5.5	/	400			ns
	tкн2			1600			ns
SINote 1 setup time	tsik2	VDD = 2.7 to 5.5	100			ns	
(vs. SCK ↑)				150			ns
SI ^{Note 1} hold time	tksi2	VDD = 2.7 to 5.5	/	400			ns
(vs. SCK ↑)				600			ns
$\overline{\text{SCK}} \downarrow \rightarrow \text{SO}^{\text{Note 1}}$ output	tkso2	$R_{L} = 1 \ k\Omega$ Note 2	V _{DD} = 2.7 to 5.5 V	0		300	ns
delay time		C∟ = 100 pF		0		1000	ns

Notes 1. Read as SB0 or SB1 when using the 2-wire serial I/O mode.

2. RL and CL respectively indicate the load resistance and load capacitance of the SO output line.

Parameter	Symbol	Conc	litions	MIN.	TYP.	MAX.	Unit
SCK cycle time	tксүз	V _{DD} = 2.7 to 5.5 V	1300			ns	
				3800			ns
SCK high-, low-level widths	tкLз	V _{DD} = 2.7 to 5.5 V	V	tксүз/2-50			ns
	tкнз			tксүз/2–150			ns
SB0, 1 setup time	tsiкз	V _{DD} = 2.7 to 5.5 V	V	150			ns
(vs. SCK ↑)				500			ns
SB0, 1 hold time (vs. $\overline{SCK} \uparrow$)	tหรเง			tксүз/2			ns
$\overline{\text{SCK}} \downarrow \rightarrow \text{SB0}, 1 \text{ output}$	tкsoз	$R_{L} = 1 \ k\Omega$ Note	V _{DD} = 2.7 to 5.5 V	0		250	ns
delay time		C∟ = 100 pF		0		1000	ns
$\overline{SCK} \uparrow \to SB0, \ 1 \downarrow$	tкsв			tксүз			ns
SB0, 1 $\downarrow \rightarrow \overline{\text{SCK}} \downarrow$	tsвк			tксүз			ns
SB0, 1 low-level width	t _{SBL}			tксүз			ns
SB0, 1 high-level width	tsвн			tксүз			ns

SBI mode (\overline{SCK} ... internal clock output (master)): (T_A = -40 to +85 °C, V_{DD} = 1.8 to 5.5 V)

Note RL and CL respectively indicate the load resistance and load capacitance of the SB0 and 1 output lines.

SBI mode (\overline{SCK} --- external clock input (slave)): (T_A = -40 to +85 °C, V_{DD} = 1.8 to 5.5 V)

Parameter	Symbol	Conc	litions	MIN.	TYP.	MAX.	Unit
SCK cycle time	tксү4	V _{DD} = 2.7 to 5.5 V	V	800			ns
				3200			ns
SCK high-, low-level widths	tĸl4	V _{DD} = 2.7 to 5.5 V	V	400			ns
	tкн4			1600			ns
SB0, 1 setup time	tsik4	V _{DD} = 2.7 to 5.5 V	V	100			ns
(vs. SCK ↑)				150			ns
SB0, 1 hold time (vs. $\overline{SCK} \uparrow$)	tksi4			tксү4/2			ns
$\overline{SCK} \downarrow \rightarrow SB0, 1 \text{ output}$	tkso4	R∟ = 1 kΩ ^{Note}	V _{DD} = 2.7 to 5.5 V	0		300	ns
delay time		C∟ = 100 pF		0		1000	ns
$\overline{SCK} \uparrow \to SB0, \ 1 \downarrow$	tкsв			tkcy4			ns
SB0, 1 $\downarrow \rightarrow \overline{\text{SCK}} \downarrow$	tsвк			tkcy4			ns
SB0, 1 low-level width	tsBL			tkcy4			ns
SB0, 1 high-level width	tsвн			tксү4			ns

Note RL and CL respectively indicate the load resistance and load capacitance of the SB0 and 1 output lines.

AC Timing Test Points (except XT1 input)



Clock timing



TI0 timing



Serial Transfer Timing

3-wire serial I/O mode



2-wire serial I/O mode



Serial Transfer Timing

Bus release signal transfer



Command signal transfer



Interrupt input timing



RESET input timing



Data Retention Characteristics of Data Memory in STOP Mode and at Low Supply Voltage (T_A = -40 to +85 $^{\circ}$ C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Release signal setup time	tsrel		0			μs
Oscillation stabilization	twait	Released by RESET		56/fcc		μs
wait time Note 1		Released by interrupt request		512/fcc		μs

Note The oscillation stabilization wait time is the time during which the CPU stops operating to prevent unstable operation when oscillation is started.

Data retention timing (when STOP mode released by RESET)



Data retention timing (standby release signal: when STOP mode released by interrupt signal)



DC Programming Characteristics (TA = 25 \pm 5 °C, VDD = 6.0 \pm 0.25 V, VPP = 12.5 \pm 0.3 V, Vss = 0V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	Other than CL1 pin	0.7 Vdd		Vdd	V
	VIH2	CL1	V _{DD} - 0.5		Vdd	V
Input voltage, low	VIL1	Other than CL1 pin	0		0.3 Vdd	V
	VIL2	CL1	0		0.4	V
Input leakage current	lu	$V_{IN} = V_{IL} \text{ or } V_{IH}$			10	μA
Output voltage, high	Vон	Iон = - 1 mA	Vdd - 1.0			V
Output voltage, low	Vol	IoL = 1.6 mA			0.4	V
VDD supply current	lod				30	mA
VPP supply current	IPP	$MD0 = V_{IL}, MD1 = V_{IH}$			30	mA

Cautions 1. Keep VPP to within +13.5 V, including overshoot.

2. Apply VDD before VPP and turn it off after VPP.

Parameter	Symbol	Note 1	Conditions	MIN.	TYP.	MAX.	Unit
Address setup time Note 2 (vs. MD0 ↓)	tas	tas		2			μs
MD1 setup time (vs. MD0 \downarrow)	t _{M1S}	toes		2			μs
Data setup time (vs. MD0 \downarrow)	tos	tos		2			μs
Address hold time ^{Note 2} (vs. MD0 ↑)	tан	tан		2			μs
Data hold time (vs. MD0 ↑)	tон	tон		2			μs
MD0 $\uparrow \rightarrow$ data output float delay time	tdf	tor		0		130	ns
V _{PP} setup time (vs. MD3 ↑)	tvps	tvps		2			μs
V _{DD} setup time (vs. MD3 ↑)	tv⊳s	tvcs		2			μs
Initial program pulse width	tew	tew		0.95	1.0	1.05	ms
Additional program pulse width	topw	topw		0.95		21.0	ms
MD0 setup time (vs. MD1 ↑)	tмos	tCES		2			μs
MD0 $\downarrow \rightarrow$ data output delay time	tov	tov	$MD0 = MD1 = V_{IL}$			1	μs
MD1 hold time (vs. MD0 ↑)	tм1н	tоен	tм1н + tм1к ≥ 50 μs	2			μs
MD1 recovery time (vs. MD0 \downarrow)	t _{M1R}	tor		2			μs
Program counter reset time	t PCR	—		10			μs
CL1 input high-, low-level width	txн, tx∟	_		0.125			μs
CL1 input frequency	fcc	_				4.19	MHz
Initial mode set time	tı	—		2			μs
MD3 setup time (vs. MD1 ↑)	tмзs	—		2			μs
MD3 hold time (vs. MD1 \downarrow)	tмзн	_		2			μs
MD3 setup time (vs. MD0 \downarrow)	tмзsr	—	When program memory is read	2			μs
Address Note 2 \rightarrow data output delay time	t dad	tacc	When program memory is read			2	μs
Address Note 2 \rightarrow data output hold time	thad	tон	When program memory is read	0		130	ns
MD3 hold time (vs. MD0 ↑)	tмзнк		When program memory is read	2			μs
$MD3 \downarrow \rightarrow$ data output float delay time	t dfr	-	When program memory is read			2	μs

AC Programming Characteristics (T_A = 25 \pm 5 °C, V_{DD} = 6.0 \pm 0.25 V, V_{PP} = 12.5 \pm 0.3 V, V_{SS} = 0 V)

Notes 1. Symbol of corresponding µPD27C256A

^{2.} The internal address signal is incremented by one at the rising edge of the fourth CL1 input and is not connected to a pin.

Program Memory Write Timing



Program Memory Read Timing



10. CHARACTERISTICS CURVES (REFERENCE VALUE)



IDD VS VDD (Main system clock : 1.0 MHz RC oscillation)

11. RC OSCILLATION FREQUENCY CHARACTERISTICS EXAMPLES (REFERENCE VALUE)



fcc vs VDD (RC oscillation, R = $22k\Omega$, C = 22 pF)

fcc vs T_A (RC oscillation, R = 22k Ω , C = 22 pF)



12. PACKAGE DRAWINGS

42PIN PLASTIC SHRINK DIP (600 mil)







NOTES

- 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
Α	39.13 MAX.	1.541 MAX.
В	1.78 MAX.	0.070 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	$0.020^{+0.004}_{-0.005}$
F	0.9 MIN.	0.035 MIN.
G	3.2±0.3	0.126±0.012
Н	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
К	15.24 (T.P.)	0.600 (T.P.)
L	13.2	0.520
М	$0.25_{-0.05}^{+0.10}$	$0.010 \substack{+0.004 \\ -0.003}$
Ν	0.17	0.007
R	0~15°	0~15°
		D400 70 000 4 4

44 PIN PLASTIC QFP (□10)



detail of lead end



NOTE

Each lead centerline is located within 0.16 mm (0.007 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
А	13.2±0.2	$0.520^{+0.008}_{-0.009}$
В	10.0±0.2	$0.394^{+0.008}_{-0.009}$
С	10.0±0.2	$0.394\substack{+0.008\\-0.009}$
D	13.2±0.2	$0.520^{+0.008}_{-0.009}$
F	1.0	0.039
G	1.0	0.039
н	$0.37 \substack{+0.08 \\ -0.07}$	$0.015\substack{+0.003\\-0.004}$
I	0.16	0.007
J	0.8 (T.P.)	0.031 (T.P.)
к	1.6±0.2	0.063±0.008
L	0.8±0.2	$0.031^{+0.009}_{-0.008}$
М	$0.17 \substack{+0.06 \\ -0.05}$	0.007+0.002 -0.003
Ν	0.10	0.004
Р	2.7	0.106
Q	0.125±0.075	0.005±0.003
R	3°+7° -3°	3° ^{+7°} -3°
S	3.0 MAX.	0.119 MAX.
		S44GB-80-3BS

13. RECOMMENDED SOLDERING CONDITIONS

Solder the μ PD75P0116 under the following recommended conditions.

For the details on the recommended soldering conditions, refer to Information Document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For the soldering methods and conditions other than those recommended, consult NEC.

Table 13-1. Soldering Conditions of Surface Mount Type

μ PD75P0116GB-3BS-MTX: 44-pin plastic QFP (10 \times 10 mm, 0.8-mm pitch)

Soldering method	Soldering conditions	Symbol of recommended condition
Infrared reflow	Package peak temperature: 235 °C, Time: 30 seconds max. (210 °C min.), Number of times: 3 max.	IR35-00-3
VPS	Package peak temperature: 215 °C, Time: 40 seconds max. (200 °C min.), Number of times: 3 max.	VP15-00-3
Wave soldering	Soldering bath temperature: 260 °C max., Time: 10 seconds max., Number of times: 1 Preheating temperature: 120 °C max. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300 °C max., Time: 3 seconds max. (per side of device)	_

Caution Do not use two or more soldering methods in combination (except the partial heating method).

Table 13-2. Soldering Conditions of Insertion Type

µPD75P0116CU: 42-pin plastic Shrink DIP (600 mil, 1.778-mm pitch)

Soldering method Soldering conditions			
Wave soldering (pin only)	Soldering bath temperature: 260 °C max., Time: 10 seconds max.		
Partial heating	Pin temperature: 300 °C max., Time: 3 seconds max. (per pin)		

Caution Apply wave soldering to the pins only. Be careful not to allow solder jet to come into direct contact with the body of the chip.

APPENDIX A. FUNCTION LIST OF μ PD750008, 750108, AND 75P0116

				(1/2)	
Pa	arameter	μPD750008	μPD750108	μPD75P0116	
Program mem	ory	Mask ROM 0000H-1FFFH (8192 × 8 bits)	Mask ROM One-time PRO 0000H-1FFFH 0000H-3FFFH (8192 × 8 bits) (16384 × 8 bits)		
Data memory		000H-1FFH (512 × 4 bits)			
CPU		75XL CPU			
General regist	er	(4 bits \times 8 or 8 bits \times 4) \times 4	4 banks		
Main system clock oscillation circuit		Crystal/ceramic oscillation RC oscillation circuit (external resistor and car circuit			
Start-up time a	after reset	2 ¹⁷ /fx, 2 ¹⁵ /fx (Selected by mask option)	56/fcc fixed		
Wait time afte mode due to in	r releasing STOP nterrupt occurrence	2 ²⁰ /fx, 2 ¹⁷ /fx, 2 ¹⁵ /fx, 2 ¹³ /fx (Selected by setting BTM)	2 ⁹ /fcc, no wait (Selected by mask option)	2 ⁹ /fcc fixed	
Subsystem clo	ock oscillation circuit	Crystal oscillation circuit			
Instruction	When main system	• 0.95, 1.91, 3.81, 15.3 μs	• 4, 8, 16, 64 µs (at fcc = 1	.0 MHz operation)	
execution time	clock is selected	(at fx = 4.19-MHz operation) • 0.67, 1.33, 2.67, 10.7 μs (at fx = 6.0-MHz operation)	at fx = 4.19-MHz operation) 0.67, 1.33, 2.67, 10.7 μ s at fx = 6.0-MHz operation) • 2, 4, 8, 32 μ s (at fcc = 2.0 MHz operatio		
	When subsystem clock is selected	122 μs (at 32.768 kHz ope			
I/O port	CMOS input	8 (on-chip pull-up resistors	can be specified in software	: 7)	
	CMOS input/output	18 (on-chip pull-up resistors can be specified in software)			
	N-ch open drain	8 (on-chip pull-up resistors can be specified in		8 (no mask option)	
	input/output	software), Withstand voltag	e is 13 V	Withstand voltage is 13 V.	
	Total	34			
Timer		4 channels	4 channels		
		• 8-bit timer counter: • 8-bit timer counter (with watch timer output fun			
		1 channel	1 channel		
		8-bit timer/event counter:	8-bit timer/event counter:	1 channel	
		1 channel	Basic interval timer/watchdog timer: 1 channe		
		• Basic Interval timer/ watchdog timer: 1 channel			
		Watch timer: 1 channel			
Serial interfac	e.	3 modes are available			
	-	 3-wire serial I/O mode MSB/LSB can be selected for transfer top bit 2-wire serial I/O mode SBI mode 			
Clock output (PCL)	• Φ, 524, 262, 65.5 kHz	• Φ, 125, 62.5, 15.6 kHz		
		(Main system clock:	(main system clock: at 1.0	0-MHz operation)	
		at 4.19-MHz operation)	• Φ, 250, 125, 31.3 kHz	l.3 kHz	
		• Φ, 750, 375, 93.8 kHz	(main system clock: at 2.0-MHz operation)		
		(Main system clock:			
Durren cuta t	(0117)		- 0 4 00 HH-		
Buzzer output	(BUZ)	• 2, 4, 32 KHZ	• 2, 4, 32 KHZ	768 kHz operation)	
		at 4.19-MHz operation	• 0.488, 0.977, 7 813 kHz	OU KIIZ UPEIAUUII)	
		or subsystem clock:	(Main system clock: at 1.0	0-MHz operation)	
		at 32.768-kHz operation)	• 0.977, 1.953, 15.625 kHz	· · · · · · · · · · · · · · · · ·	
		• 2.93, 5.86, 46.9 kHz	(Main system clock: at 2.0	D-MHz operation)	
		(Main system clock:			
		at 6.0-MHz operation)			

			(2/2	
Parameter	μPD750008	μPD750108	μPD75P0116	
Vectored interrupt	External: 3, internal: 4			
Test input	External: 1, internal: 1			
Operation supply voltage	VDD = 2.2 to 5.5 V	VDD = 1.8 to 5.5 V		
Operating ambient temperature	T _A = -40 to +85 °C			
Package	 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch) 44-pin plastic shrink QFP (10 × 10 mm, 0.8-mm pitch) 			

APPENDIX B. DEVELOPMENT TOOLS

The following development tools are provided for system development using the μ PD75P0116. The 75XL series uses a common relocatable assembler, in combination with a device file matching each machine.

RA75X relocatable assembler	Host machine			Part number
		OS	Supply medium	(product name)
	PC-9800 series	MS-DOS™	3.5" 2HD	μS5A13RA75X
		$\left(\begin{array}{c} \text{Ver.3.30 to} \\ \text{Ver.6.2 } ^{\text{Note}} \end{array}\right)$	5" 2HD	μ\$5A10RA75X
	IBM PC/AT™	Refer to OS for	3.5" 2HC	μS7B13RA75X
	or compatible	IBM PCs	5" 2HC	μS7B10RA75X

Device file	Host machine			Part number
		OS	Supply medium	(product name)
	PC-9800 series	MS-DOS	3.5" 2HD	μS5A13DF750008
		$\left(\begin{array}{c} \text{Ver.3.30 to} \\ \text{Ver.6.2}^{\text{Note}} \end{array}\right)$	5" 2HD	μS5A10DF750008
	IBM PC/AT	Refer to OS for	3.5" 2HC	μS7B13DF750008
	or compatible	IBM PCs	5" 2HC	μS7B10DF750008

Note Ver. 5.00 and the upper versions of Ver. 5.00 are provided with a task swap function, but it does not work with this software.

Remark The operation of the assembler and device file is guaranteed only on the above host machines and OSs.

PROM Write Tools

Hardware	PG-1500	A stand-alone system can be configured of a single-chip microcomputer with on-chip PROM when connected to an auxiliary board (companion product) and a programmer adapter (separately sold). Alternatively, a PROM programmer can be operated on a host machine for programming.				
	PA-75P008CU	This is a PROM programmer adapter for the μ PD75P0116CU/GB. It can be used when connected to a PG-1500.				
Software	PG-1500 controller	Establishes serial and parallel connections between the PG-1500 and a host machine for host- machine control of the PG-1500.				
		Host machine			Part number	
			OS	Supply medium	(product name)	
		PC-9800 Series	MS-DOS	3.5" 2HD	μS5A13PG1500	
			(Ver.3.30 to	5" 2HD	μS5A10PG1500	
			Ver.6.2 Note			
		IBM PC/AT	Refer to OS for	3.5" 2HD	μS7B13PG1500	
		or compatible	IBM PCs	5" 2HC	μS7B10PG1500	

Note Ver. 5.00 and the upper versions of Ver. 5.00 are provided with a task swapping function, but it does not work with this software.

Remark Operation of the PG-1500 controller is guaranteed only on the above host machine and OSs.

Debugging Tools

In-circuit emulators (IE-75000-R and IE-75001-R) are provided as program debugging tools for the μ PD75P0116. Various system configurations using these in-circuit emulators are listed below.

Hardware	IE-	75000-R ^{Note 1}	The IE-75000-R is an in-circuit emulator to be used for hardware and software debugging during development of application systems that use 75X or 75XL Series products. For development of the μ PD750108 subseries, the IE-75000-R is used with a separately sold emulation board IE-75300-R-EM and emulation probe EP-75008CU-R or EP-75008GB-R. These products can be applied for highly efficient debugging when connected to a host machine and PROM programmer. The IE-75000-R can include a connected emulation board (IE-75000-R-EM).				
	IE-	75001-R	 The IE-75001-R is an in-circuit emulator to be used for hardware and software debug development of application systems that use 75X or 75XL Series products. The IE-used with a separately sold emulation board IE-75300-R-EM and emulation 75008CU-R or EP-75008GB-R. These products can be applied for highly efficient debugging when connected to a hor and PROM programmer. 				
	IE-	75300-R-EM	This is an emulation board for evaluating application systems that use the μ PD750108 subseries. It is used in combination with the IE-75000-R or IE-75001-R in-circuit emulator.				
	EP	-75008CU-R	This is an emulation probe for the μ PD75P0116CU. When being used, it is connected with the IE-75000-R or IE-75001-R and the IE-75300-R-EM.				
	EP	-75008GB-R EV-9200G-44	This is an emulation probe for the μPD75P0116GB. -44 When being used, it is connected with the IE-75000-R or IE-75001-R and the IE-75 It includes a 44-pin conversion socket EV-9200G-44 to facilitate connections with vacuum				
Software	IE	control program	This program can contr the IE-75000-R or IE-7	ol the IE-75000-R or IE- 5001-R via an RS-232-0	75001-R on a host mach C or Centronics I/F.	ine when connected to	
			Host machine			Part number	
				OS	Supply medium	(product name)	
			PC-9800 series	MS-DOS	3.5" 2HD	μS5A13IE75X	
				$\left(\begin{array}{c} \text{Ver.3.30 to} \\ \text{Ver.6.2 Note 2} \end{array}\right)$	5" 2HD	μS5A10IE75X	
			IBM PC/AT	Refer to OS for	3.5" 2HC	μS7B13IE75X	
			or compatible	IBM PCs	5" 2HC	μS7B10IE75X	

Notes 1. This is a service part provided for maintenance purpose only.

2. Ver. 5.00 and the upper versions of Ver. 5.00 are provided with a task swapping function, but it does not work with this software.

Remarks 1. Operation of the IE control program is guaranteed only on the above host machine and OSs.

2. The μ PD750108 subseries consists of the μ PD750104, 750106, 750108 and 75P0116.

OS for IBM PCs

The following operating systems for the IBM PC are supported.

OS	Version
PC DOS™	Ver.3.1 to Ver.6.3
	J6.1/V ^{Note} to J6.3/V ^{Note}
MS-DOS	Ver.5.0 to Ver.6.22
	5.0/VNote to J6.2/VNote
IBM DOS™	J5.02/V ^{Note}

Note Supports English version only.

Caution Ver 5.0 and above include a task swapping function, but this software is not able to use that function.

APPENDIX C. RELATED DOCUMENTS

Some of the following related documents are preliminary. This document, however, is not indicated as preliminary.

Device Related Documents

Desument nome	Document No.	
Document name	Japanese	English
μPD750104, 750106, 750108, 750104(A), 750106(A), 750108(A)	U12301J	Planned
Data Sheet		
μ PD75P0116 Data Sheet	U12603J	This document
μ PD750108 User's Manual	U11330J	U11330E
μPD750008, 750108 Instruction List	U11456J	_
75XL Series Selection Guide	U10453J	U10453E

Development Tool Related Documents

Document name		Document No.		
		Japanese	English	
Hardware	IE-75000 R/IE-75001-R User's Manual		EEU-846	EEU-1416
	IE-75300-R-EM User's Manual		U11354J	U11354E
	EP-750008CU-R User's Manual		EEU-699	EEU-1317
	EP-750008GB-R User's Manual		EEU-698	EEU-1305
	PG-1500 User's Manual		U11940J	EEU-1335
Software	RA75X Assembler Package	Operation	EEU-731	EEU-1346
	User's Manual	Language	EEU-730	EEU-1363
	PG-1500 Controller User's Manual	PC-9800 Series	EEU-704	EEU-1291
		(MS-DOS) Base		
		IBM PC Series	EEU-5008	U10540E
		(PC DOS) Base		

Other Documents

Desument nome	Document No.	
	Japanese	English
IC Package Manual	C10943X	
Semiconductor Device Mounting Technology Manual	C10535J	C10535E
Quality Grades on NEC Semiconductor Devices	C11531J	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983J	C10983E
Static Electricity Discharge (ESD) Test	MEM-539	-
Semiconductor Devices Quality Guarantee Guide	C11893J	MEI-1202
Guide for Products Related to Microcomputer : Other Companies	C11416J	_

Caution The above related documents are subject to change without notice. For design purpose, etc., be sure to use the latest documents.

[MEMO]

NOTES FOR CMOS DEVICES -

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.) Santa Clara, California Tel: 800-366-9782 Fax: 800-729-9288

NEC Electronics (Germany) GmbH Duesseldorf, Germany

Tel: 0211-65 03 02 Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.1.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99 NEC Electronics (Germany) GmbH Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A. Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A. Spain Office Madrid, Spain Tel: 01-504-2787 Fax: 01-504-2860

NEC Electronics (Germany) GmbH Scandinavia Office

Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388 NEC Electronics Hong Kong Ltd. Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd. Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd. United Square, Singapore 1130 Tel: 253-8311 Fax: 250-3583

NEC Electronics Taiwan Ltd. Taipei, Taiwan

Tel: 02-719-2377 Fax: 02-719-5951

NEC do Brasil S.A.

Sao Paulo-SP, Brasil Tel: 011-889-1680 Fax: 011-889-1689

J96. 8

[MEMO]

MS-DOS is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries.

IBM DOS, PC/AT, and PC DOS are trademarks of IBM Corporation.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.