

SANYO

PLL Frequency Synthesizer for Electronic Tuning in Car Audio Systems

Overview

The LC72147V is a PLL frequency synthesizer for car audio systems. It can implement high-performance multifunction tuners and features a crystal oscillator circuit that supports AM up-conversion, a fast locking circuit, an A/D converter, and an LA1783/1750 IF counter buffer control pin.

Functions

- High-speed programmable divider
- FMIN: 10 to 180 MHz: Pulse swallower typeIF counter
 - HCTR: 0.4 to 25 MHz: Frequency measurement
- Crystal oscillator: One of the following 4 frequencies may be selected: 10.35, 10.25, 7.2, and 4.5 MHz Reference frequency
 - One of 12 frequencies may be selected (when a 7.2 or 4.5 MHz crystal is used)
 - 100^{*1}, 50, 30^{*2}, 25, 12.5, 6.25, 3.125, 10, 9^{*2}, 5, 3^{*2}, 1 kHz
 - Notes: 1. Cannot be used when a 10.35 or 10.25 MHz crystal is used
 - 2. Cannot be used when a 10.25 MHz crystal is used
- Phase comparator
 - Supports dead band control
 - Built-in unlock detection circuit
 - Sub-charge pump for fast locking
 - Built-in deadlock clearing circuit
- Built-in MOS transistor for forming an active low-pass filter
 - CCB is a trademark of SANYO ELECTRIC CO., LTD.
 CCB is SANYO's original bus format and all the bus
 - addresses are controlled by SANYO.




- I/O ports General-purpose I/O: 5 pins
 - Output: n-channel: 3 pins, CMOS: 2 pins
 - IFBC pin (LA1783/1750 IF counter buffer control pin)
- Serial data I/O
 - Supports communication with the controller in the CCB format.
- Operating ranges
 - Supply voltage (V_{DD}): 4.5 to 6.5 V
 - Built-in regulator voltage (Vreg): 3.0 V (±10%)
 - Operating temperature: -40 to +85°C
- Package
 - SSOP-24

Package Dimensions

unit: mm


3175A-SSOP24




- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Company TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Pin Assignment



Block Diagram



Specifications Absolute Maximum Ratings at $Ta = 25^{\circ}C$, $V_{SS} = 0 V$

Parameter	Symbol	Pin	Conditions	Ratings	Unit
Supply voltage	V _{DD} max	V _{DD}		-0.3 to +7.0	V
	V _{IN} 1 max	CE, CL, DI, AIN		-0.3 to +7.0	
Maximum input voltage	V _{IN} 2 max	XIN, FMIN, HCTR, I/O-4, I/O-5, ADC0, ADC1		-0.3 to Vreg + 0.3	V
	V _{IN} 3 max	I/O-1 to I/O-3		-0.3 to +15]
	V _O 1 max	DO		-0.3 to +7.0	
Maximum output voltage	V _O 2 max	XOUT, IFBC, I/O-4, I/O-5, PD, XBUF		-0.3 to Vreg + 0.3	V
	V _O 3 max	I/O-1 to I/O-3, AOUT		-0.3 to +15]
	I _O 1 max	IFBC		0 to 1.0	
	I _O 2 max	I/O-4, I/O-5, XBUF		0 to 3.0]
Maximum output current	I _O 3 max	DO		0 to 6.0	mA
	I _O 4 max	I/O-1 to I/O-3		0 to 10	1
	I _O 5 max	AOUT		0 to 35	1
Allowable power dissipation	Pd max		Ta ≤ 85°C	150	mW
Operating temperature	Topr			-40 to +85	°C
Storage temperature	Tstg			-55 to +125	°C

Note: Power supply V_{DD} - V_{SS}, Vreg - V_{SS}: Capacitors of at least 2000 pF must be inserted between these pins when this device is used.

Allowable Operating Ranges at Ta = –40 to $85^\circ C,\,V_{SS}$ = 0 V

Parameter	Symbol	Pin	Conditions		Ratings		Unit
Parameter	Symbol	Pin	Fill Conditions		typ	max	
Cumply yoltogo	V _{DD} 1	V _{DD}		4.5		6.5	v
Supply voltage	V _{DD} 2	V _{DD}	Serial data retention voltage	2.5			v
Regulator output voltage	Vreg	Vreg	$4.5 \le V_{DD} \le 6.5 \text{ V}$	2.7	3.0	3.3	V
High-level input voltage	V _{IH} 1	CE, CL, DI, I/O-1 to I/O-3		2.2		6.5	v
5 1 1 1 1 5	V _{IH} 2	I/O-4, I/O-5		2.2		Vreg]
Low-level input voltage	V _{IL}	CE, CL, DI, I/O-1 to I/O-5		0		0.8	V
Output valtage	V _O 1	DO		0		6.5	v
Output voltage	V _O 2	I/O-1 to I/O-3		0		13	
	f _{IN} 1	XIN	Sine wave, capacitance coupled	1.0		8.0	
Input frequency	f _{IN} 2	FMIN	Sine wave, capacitance coupled	10		180	MHz
	f _{IN} 3	HCTR	Sine wave, capacitance coupled	0.4		25	1
Guaranteed crystal oscillator	X'tal1	XIN, XOUT	*1	4.0		7.0	N411-
frequency ranges	X'tal2	XIN, XOUT	*1	7.1		10.5	MHz
	V _{IN} 1	XIN		200		900	
	V _{IN} 2-1	FMIN	10 ≤ f < 130 MHz *2	40		900	1
Input amplitude	V _{IN} 2-2	FMIN	130 ≤ f ≤ 180 MHz *2	70		900	mVrms
	V _{IN} 3-1	HCTR	0.4 ≤ f ≤ 25 MHz *3	70		900]
	V _{IN} 3-2	HCTR	8 ≤ f ≤ 12 MHz *4	100		900	1
Input voltage range	V _{IN} 4	ADC0, ADC1		0		Vreg	V
Data setup time	t _{SU}	DI, CL	*5	0.45			μs
Data hold time	t _{HD}	DI, CL	*5	0.45			μs
Clock low-level period	t _{CL}	CL	*5	0.45			μs
Clock high-level period	t _{CH}	CL	*5	0.45			μs
CE wait time	t _{EL}	CE, CL	*5	0.45			μs
CE setup time	t _{ES}	CE, CL	*5	0.45			μs
CE hold time	t _{EH}	CE, CL	*5	0.45			μs
Data latch change time	t _{LC}		*5			0.45	μs
Data output time	t _{DC}	DO, CL	Depends on the value of the pull-up			0.2	μs
	t _{DH}	DO, CE	resistor used.				P

Notes:1. Recommended crystal oscillator CI values

Cl \leq 120 Ω (Crystal: 4.5 MHz), Cl \leq 70 Ω (Crystal: 7.2, 10.25, or 10.35 MHz)

Note that the crystal oscillator circuit characteristics depend on the printed circuit board and the particular components used. We recommend consulting the manufacturer of the crystal when designing this circuit.

2. Refer to the description of the structure of the programmable divider.

3. Serial data: CTC = 0

4. Serial data: CTC = 1

5. See the timing chart for serial data transfers.

Electrical Characteristics in the Allowable Operating Ranges

Parameter	Symbol	Pin	Conditions		Ratings		Unit
. didinotor				min	typ	max	
	Rf1	XIN			1.0		MΩ
Internal feedback resistance	Rf2	FMIN			500		kΩ
	Rf3	HCTR			250		K32
Hysteresis	V _{HIS}	CE, CL, DI			0.1 Vreg		V
	V _{OH} 1	I/O-4, I/O-5	I _O = – 0.5 mA	Vreg – 0.5			
	VOH	1/0-4, 1/0-3	I _O = – 1 mA	Vreg – 1.0			v
High-level output voltage	V _{OH} 2	PD, AIN	I _O = – 1 mA	Vreg – 0.5			
lightevel output voltage	VOH ∠		$I_0 = -2 \text{ mA}$	Vreg - 1.0			
	V _{OH} 3	XBUF	I _O = - 0.5 mA	Vreg - 0.5			V
	V _{OH} 4	IFBC	I _O = - 0.1 mA	Vreg - 0.5			V
	V 1	I/O-4, I/O-5	I _O = 0.5 mA			0.5	v
	V _{OL} 1	1/0-4, 1/0-5	$I_0 = 1 \text{ mA}$			1.0	
			I _O = 1 mA			0.5	
	V _{OL} 2	PD, AIN	I _O = 2 mA			1.0	V
	V _{OL} 3	XBUF	l _O = 0.5 mA			0.5	V
	V _{OL} 4	IFBC	I _O = 0.1 mA			0.5	V
Low-level output voltage			I _O = 1 mA			0.2	
	N/ 5		I _O = 2.5 mA			0.5	
	V _{OL} 5	I/O-1 to I/O-3	$I_0 = 5 \text{ mA}$			1.0	V
			I _O = 9 mA			1.8	
	V _{OL} 6	DO	$I_0 = 5 \text{ mA}$			1.0	V
	V _{OL} 7	AOUT	I _O = 30 mA, AIN = 2.0 V			1.5	V
Mid-level output voltage	V _{OM}	IFBC	I _O = 20 μA	1.2	1.5	1.8	v
	I _{IH} 1	CE, CL, DI	V _I = 6.5 V			5.0	
	I _{IH} 2	I/O-1 to I/O-3	V _I = 13 V			5.0	
	I _{IH} 3	I/O-4, I/O-5, ADC0, ADC1, HCTR	V _I = Vreg			5.0	μA
High-level input current	I _{IH} 4	XIN	V _I = Vreg	1.3		7	
	I _{IH} 5	FMIN	V _I = Vreg	2.5		14	
	I _{IH} 6	HCTR	V _I = Vreg	5.0		28	
	I _{IH} 7	AIN	V _I = Vreg			200	nA
	I _{IL} 1	CE, CL, DI	$V_{I} = 0 V$			5.0	
	I _{IL} 2	I/O-1 to I/O-3	$V_{I} = 0 V$			5.0	
	I _{IL} 3	I/O-4, I/O-5, ADC0, ADC1, HCTR	V _I = 0 V			5.0	μA
Low-level input current	I _{IL} 4	XIN	V _I = 0 V	1.3		7	μ μ/
		FMIN	$V_{I} = 0 V$	2.5		14	
	ILS	HCTR	$V_{I} = 0 V$ $V_{I} = 0 V$	5.0		28	
		AIN	$V_{I} = 0 V$ $V_{I} = 0 V$	0.0		200	nA
	I _{OFF} 1	I/O-1 to I/O-3	V _O = 13 V			5.0	
Output off leakage current		DO	$V_0 = 13 V$ $V_0 = 6.5 V$			5.0	μA
High-level 3-state off leakage current	I _{OFF} 2	PD	$V_0 = 0.5 V$ $V_0 = Vreg$		0.01	200	n/
Low-level 3-state off leakage current	I _{OFFH}	PD	$V_0 = V reg$ $V_0 = 0 V$		0.01	200	
		FMIN	v0=0 v			200	nA PF
nput capacitance	C _{IN}			4/0	6	4/0	
A/D converter linearity error	Err	ADC0, ADC1		-1/2		1/2	LS
Pull-down transistor on resistance	Rpd	FMIN		80	200	600	kΩ
Supply current	I _{DD}	V _{DD}	$\begin{array}{l} X'tal = 10.35 \mbox{ MHz} \\ f_{IN}2 = 180 \mbox{ MHz} \\ V_{IN}2 - 2 = 70 \mbox{ mVrms} \\ f_{IN}3 = 25 \mbox{ MHz} \\ V_{IN}3 - 1 = 70 \mbox{ mVrms} \end{array}$		12		mA

Pin Functions

Pin No.	Symbol	Usage	Function	Pin circuit
1 24	XIN XOUT	X'tal OSC	Crystal oscillator connection. (4.5, 7.2, 10.25, or 10.35 MHz)	
12	FMIN	Local oscillator signal input	 FMIN is selected by setting DVS in the control data to 1. Input frequency: 10 to 180 MHz The signal is transmitted to the swallow counter. The divisor can be set to a value in the range 272 to 65,535. 	
23	CE	Chip enable	This pin must be set to the high level when inputting serial data to the LC72147V DI pin and when outputting serial data from the DO pin.	<u> </u>
21	CL	Clock	 Data synchronization clock signal used when inputting serial data to the LC72147V DI pin and when outputting serial data from the DO pin. 	□\$>>
22	DI	Input data	• Serial data input for transferring data from the controller to the LC72147V.	□ <u> </u>
20	DO	Output data	Serial data output for transferring data from the LC72147V to the controller.	
4	V _{DD}	Power	 LC72147V power supply. A voltage in the range 4.5 to 6.5 V must be provided when the PLL circuit is operating. The power-on reset circuit operates when power is first applied. 	
5	Vreg	Regulator output	 Regulator output. A capacitor must be inserted between Vreg and V_{SS}. The output voltage (3.0 V ±10%) is supplied to internal circuits. 	
6	V _{SS}	Ground	LC72147V ground.	
14	IFBC	IF buffer control	 The LC72147V can control the LA1783/1750 IF buffer output. This is a 3-state output. (0 V, Vreg/2 = 1.5 V, and Vreg = 3 V) 	
16 17 2	I/O-1 I/O-2 I/O-3	General-purpose I/O ports	 General-purpose I/O ports. The outputs are open-drain circuits. After the power-on reset, I/O-1 and I/O-2 function as input ports. I/O-3 functions as an output port fixed at the low level. The input/output state of these ports can be set using the I/O-1 to I/O-3 bits in the serial data sent from the controller. 	

Pin No.	Symbol	Usage	Function	Pin circuit
11 13	I/O-4 I/O-5	General-purpose I/O ports	 General-purpose I/O ports. The outputs are complementary output circuits. After the power-on reset, these ports function as input ports. The input/output state of these ports can be set using the I/O-4 and I/O-5 bits in the serial data sent from the controller. 	
18 19	ADC0 ADC1	A/D converter input	 A/D converter input The A/D converter is a 6-bit successive-approximation circuit. See the item on the structure of the A/D converter for details. 	
7	PD	Charge pump output	 PLL charge pump output When the frequency created by dividing the local oscillator signal frequency by N is higher than the reference frequency, a high level is output from the PD pin. When lower, a low level is output. The PD pin goes to the high-impedance state when the frequencies match. 	
15	HCTR	General-purpose counter	 HCTR is selected by setting CTS in the control data to 1. Input frequency: 0.4 to 25 MHz The signal is input to a divide-by-2 circuit and the result is input to a general-purpose counter. This counter can also be used as an integrating counter. The counter value is output as the result of the count, MSB first, from the DO pin. See the item describing the structure of the general-purpose counter for details. 	
3	XBUF	Crystal oscillator buffer	 Output buffer for the crystal oscillator circuit When XB in the serial data is set to 1, the output buffer operates and the crystal oscillator signal (a pulse signal) is output. When XB is 0, XBUF outputs a low level. (After the power-on reset, XB is set to 0 and the output buffer is fixed at the low level.) 	


Serial Data I/O Methods

Data is input to and output from the LC72147V using the Sanyo CCB (Computer Control Bus) format, which is the serial bus format used by Sanyo audio ICs. This IC adopts a CCB format with an 8-bit address.


	I/O mode				Addr	ess				Content			
	I/O mode	B0	B1	B2	B3	A0	A1	A2	A3				
										Control data input (serial input) mode.			
[1]	IN1 (82)	0	0	0	1	0	0	1	0	32 bits of data are input.			
[.]	(02)		0						0	 See the "DI Control Data (Serial Data Input) Structure" item for details on the content of the input data. 			
										Control data input (serial input) mode.			
[2]	IN2 (92)	1	0	0	1	0	0	1	0	32 bits of data are input.			
[-]										 See the "DI Control Data (Serial Data Input) Structure" item for details on the content of the input data. 			
										Data output (serial data output) mode.			
[3]	OUT (A2)	0	1	0	1	0	0	1	0	The number of bits output is equal to the number of clock cycles.			
										 See the "DO Output Data (Serial Data Output) Structure" item for details on the content of the output data. 			
										I/O mode determined			
	CE									$\overset{\cdot}{\wedge}$			
	UL												
	CL	1 1	、	个		\wedge		\wedge	1 1				
	CL		L										
		в	, V	B1	V	B2	V	33					
		Б	Λ	ы	Λ	DZ	Λ '	55					
	DO —									↓ ↓ ► First data in1/2			
	DO												
										✓ First data out			

DI control data (serial data input) structure

(1) IN1



(2) IN2



*: Don't care

DI control data description

No.	Control block/data					Content		Related data			
		This data se	This data sets the divisor for the programmable divider								
		P0 is the LS									
	Programmable divider data	DVS = 0: TI	he FMIN	pin is p	ulled dow	'n.					
(1)	P0 to P15	1: S	elects the	FMIN	pin.						
	DVS	Divis	sor settin	g (N): 2	72 to 65,	536					
		Inpu	t frequen	cy rang	e: 10 to '	80 MHz					
		*: See the "Pi	rogramm	able Div	/ider Stru	cture" item for details.					
		This data co	ontrols th	e sub-c	harge pu	mp.					
		PDC1	PDC0		Sub-	charge pump state	(* : don't care)				
		0	*	High	n impeda	псе					
		1	0	Cha	rge pump	operating (PLL unlocked)					
(2)	Sub-charge pump control data PDC0, PDC1	1	1	Cha	rge pump	o operating (normal operation)		UL0, UL1, DLC			
		low-pass fi pin (main c	lter forma harge pu	ation. TI mp pin)	ne sub-cl to form a	nected internally to the gate of t narge pump can be used in co a high-speed locking circuit. m for details.					
		Reference f	requency	v selecti	on data	1					
		R3	R2	R1	R0	Reference frequence	cy (kHz)				
		0	0	0	0	100 *1					
		0	0	0	1	50					
								1	0	25	
		0	0	1	1	25					
		0	1	0	0	12.5					
		0	1	0	1	6.25					
		0	1	1	0	3.125					
		0	1	1	1	3.125					
	Reference divider data		0	0	0	10 9 *2					
(3)	R0 to R3	1	0	1	0	5					
			0	1	1	1					
		1	1	0	0	3 *2					
		1	1	0	1	30 *2					
		1	1	1	0	* ³ PLL inhibit + X'tal OSC sto	p				
		1	1	1	1	* ³ PLL inhibit	·				
		2. Illega 3. PLL The program	al value v inhibit (bi mmable o	vhen a o ackup n divider l	crystal os node) plock is s	cillator frequency of 10.25 or 10 cillator frequency of 10.25 MHz topped, the FMIN pin is pulled floating state.	is selected.				


No.	Control block/data	Content							
		Data that determines the output of the DO and I/O-5 pins							
		ULD DT1 DT0 DO pin I/O-5 pin							
		0 0 0 Low when unlocked							
		0 0 1 end-AD							
		0 1 0 end-UC OUT5 *2							
		0 1 1 IN *1							
		1 0 0 Open							
		1 0 1 end-AD							
		1 1 0 end-UC							
		1 1 1 IN *1							
		end-AD: A/D converter operation completion							
		end-UC: General-purpose counter operation completion							
	DO, I/O-5 pin control data		OUT5						
(4)	ULD		I/O-1						
(.)	DT0, DT1		I/O-2						
	ILO, IL1	Start Completion (I-1 change) CE : Hi	I/O-5						
		Note: 1.							
		0 1 I-1 (pin state)							
		1 0 I-2 (pin state)							
		1 1 DO goes low when I-1 changes. *							
		However, if I/O-1 and I/O-2 are set to output mode, they go to the open state.							
		Note: 2. Invalid if the I/O-5 pin is set to input mode.							
		Caution: Cannot be used in crystal oscillator stop mode (The DO pin will not change state.)							
		[When the reference divider data is $R3 = R2 = R1 = 1$, and $R0 = 0$.]							
		A/D converter conversion start data							
		ADS = 1: Resets and starts the A/D converter							
		ADS = 0: Resets the A/D converter							
	A/D converter control data	ADI1 ADI0 A/D converter input pin							
	ADS	1 1 Stopped							
(5)	ADI0	1 0 ADC0							
	ADI1	0 1 ADC1							
		0 0 ADC0, ADC1							
		If both the ADC0 and ADC1 pins are specified as A/D converter inputs, the levels ar converted sequentially in the order ADC0 first and the ADC1. See the "A/D Converte Structure" item for details.							

No.	Control block/data	Content	Related data
(6)	General-purpose counter control data CTS, CTE GT0, GT1 CTP CTC	• Selects the general-purpose counter input pin (HCTR). CTS = 1: Selects the HSTR pin. CTS = 0: Pulls down the HCTR pin. • General-purpose counter measurement start data CTE = 1: Starts the counter. CTE = 0: Resets the counter. • Determines the measurement time (frequency mode) and number of periods (period mode). $ \frac{\boxed{\text{GT1}} \boxed{\text{GT0}} \boxed{\text{Frequency measurement}} \boxed{\text{Period measurement}} \boxed{\text{mode}} \boxed{\text{OI} 4 \text{ ms}} 3 \text{ to } 4 \text{ ms} 1 \text{ to } 2 \text{ ms}} \boxed{\text{One period}} \boxed{1 0 32 7 \text{ to } 8 \text{ ms}} 1 \text{ to } 2 \text{ ms}} \boxed{\text{One periods}} \boxed{1 1 64 7 \text{ to } 8 \text{ ms}} 1 \text{ to } 2 \text{ ms}} \boxed{\text{Two periods}} \boxed{1 1 64 7 \text{ to } 8 \text{ ms}} 1 \text{ to } 2 \text{ ms}} \boxed{\text{Two periods}} \boxed{1 1 64 7 \text{ to } 8 \text{ ms}} 1 \text{ to } 2 \text{ ms}} \boxed{1 \text{ to periods}} \boxed{1 1 64 7 \text{ to } 8 \text{ ms}} 1 \text{ to } 2 \text{ ms}} \boxed{1 \text{ to periods}} \boxed{1 1 64 7 \text{ to } 8 \text{ ms}} 1 \text{ to } 2 \text{ ms}} \boxed{1 \text{ to periods}} \boxed{1 1 64 7 \text{ to } 8 \text{ ms}} 1 \text{ to } 2 \text{ ms}} \boxed{1 \text{ to periods}} \boxed{1 1 64 7 \text{ to } 8 \text{ ms}} 1 \text{ to } 2 \text{ ms}} \boxed{1 \text{ to periods}} \boxed{1 1 64 7 \text{ to } 8 \text{ ms}} 1 \text{ to } 2 \text{ ms}} \boxed{1 \text{ to periods}} \boxed{1 1 64 7 \text{ to } 8 \text{ ms}} 1 \text{ to } 2 \text{ ms}} \boxed{1 \text{ to periods}} \boxed{1 1 64 7 \text{ to } 8 \text{ ms}} 1 \text{ to } 2 \text{ ms}} \boxed{1 \text{ to periods}} \boxed{1 1 64 7 \text{ to } 8 \text{ ms}} 1 \text{ to } 2 \text{ ms}} \boxed{1 \text{ to periods}} \boxed{1 1 64 7 \text{ to } 8 \text{ ms}} 1 \text{ to } 2 \text{ ms}} \boxed{1 \text{ to periods}} \boxed{1 1 64 7 \text{ to } 8 \text{ ms}} 1 \text{ to } 2 \text{ ms}} \boxed{1 \text{ to periods}} \boxed{1 1 64 7 \text{ to } 8 \text{ ms}} 1 \text{ to } 2 \text{ ms}} \boxed{1 \text{ to periods}} \boxed{1 1 64 7 \text{ to } 8 \text{ ms}} 1 \text{ to } 2 \text{ ms}} \boxed{1 \text{ to periods}} \boxed{1 1 1 64 7 \text{ to } 8 \text{ ms}} 1 \text{ to } 2 \text{ ms}} \boxed{1 \text{ ms}} \boxed{1 \text{ to periods}} \boxed{1 1 1 64 7 \text{ to } 8 \text{ ms}} 1 \text{ to } 8 \text{ ms}} 1 \text{ to } 8 \text{ ms}} \boxed{1 \text{ ms}} \boxed{1 \text{ to max}} \boxed{1 \text{ to max}} \boxed{1 \text{ to max}} $	3
(7)	I/O port control data IO-1 to I/O-5	 However, immediately after CTP is set to 1, the counter start must be delayed until the general-purpose counter input pin has been biased. The input sensitivity is reduced when CTC is set to 1. (Sensitivity: 10 to 30 mV rms) Data that specifies the I/O direction of the I/O ports. [Data] = 0: Input port 1: Output port *: After the power-on reset, the I/O-1, I/O-2, I/O-4, and I/O-5 are set up as input ports. I/O-3 is set up as an output port. 	OUT1 to OUT5 ULD
(8)	Output port data OUT1 to OUT5	Data that determines the output from output ports O-1 to O-5. [Data] = 1: Open or high level. 0: Low *: Invalid when the corresponding port is set up as an input port or as the unlock state indicator output.	I/O-1 to I/O-5 ULD
(9)	IFBC port control data IFB0, IFB1	Determines the 3-value output of the IFBC port. IFB0 IFB1 IFBC output 0 0 Mid (Vreg/2 = 1.5 V) 0 1 Low (0 V) 1 0 Mid (Vreg/2 = 1.5 V) 1 1 High (Vreg = 3.0 V) *: When PLL inhibit and crystal oscillator stop mode (R0 = 0, R1 = R2 = R3 = 1), the IFBC output is set to the open state. This output goes to the mid level after the power-on reset	


No.	Control block/data	Content						
		 Width selection for the phase error (ØE) detection function us locked/unlocked state. When a phase error greater than the øl table occurs, the PLL circuit is seen as in the unlocked sta detection pin (DO or I/O-5) goes to the low state. 	E detection width from the					
		UL1 UL0 ØE detection width Dete	ction pin output					
		0 0 Stopped	Open					
			output directly					
	Unlock state detection data		ended by 1 to 2 ms. ULD					
(10)	ULO, UL1		ended by 1 to 2 ms. DT0, DT1					
		ØE Extended D0 Extended I/O5 1 to 2 ms Unlocked state output						
(11)	Crystal oscillator circuit XS0, XS1 XB	Crystal oscillator selection data XS1 XS0 X'tal OSC 0 0 4.5 MHz 0 1 7.2 MHz 1 0 10.25 MHz 1 1 10.35 MHz *: After the power-on reset, 10.25 MHz is selected. • Crystal oscillator buffer (XBUF) output control data	R0 to R3					
		 XB = 0: Buffer output is turned off. (This mode is selected after to XB = 1: Buffer output is turned on. Controls the phase comparator dead band. 	he power-on reset.)					
		DZ1 DZ0 Dead band mode						
		0 0 DZA						
(10)	Phase comparator control data	0 1 DZB						
(12)	DZ0, DZ1	1 0 DZC						
		1 1 DZD						
		*: The phase comparator operates in DZA mode after the power-operates in DZA mode aft	on reset.					
(13)	Charge pump control data DLC	 Bit that forcible sets the charge pump output to the low level. DLC = 1: Low level DLC = 0: Normal operation *: If a deadlock occurs due to the VCO control voltage (Vtune) going to zero and stopping the VCO oscillator, set the charge pump output to the low level and set Vtune to V_{CC} to escape from the deadlocked state. Normal operation is selected after the power-on reset. 						
(14)	IC test data TEST0 TEST1 TEST2	 IC test control data These bits must be set as follows during normal operation. TEST0 = 0 TEST1 = 0 TEST2 = 0 *: After the power-on reset, the test data is all set to zero.						


Structure of the DO Output Data (serial output data)

(3) OUT




No.	Control block/data	Content	Related data
(1)	I/O port data I5 to I1	The bits I1 to I5 are set to the latched states of the I/O pins I/O-1 to I/O-5. These states are latched at the point the IC enters data output mode. The pin states are latched regardless of the pin mode (input or output). Pin state = high: 1 low: 0	I/O-1 to I/O-5
(2)	General-purpose counter binary data C19 to C0	 The bits C19 to C0 are set to the latched content of the 20-bit binary general-purpose counter. C19 ← MSB of the binary counter C0 ← LSB of the binary counter 	CTS0 CTS1 CTE
(3)	A/D converter ADC0 data AD05 to AD00	 The bits AD05 to AD00 are set to the latched result of the A/D conversion of the ADC0 pin input signal. AD05 ← MSB AD00 ← LSB 	ADIO ADI1 ADS
(4)	A/D converter ADC1 data AD15 to AD10	 The bits AD15 to AD10 are set to the latched result of the A/D conversion of the ADC1 pin input signal. AD15 ← MSB AD10 ← LSB 	ADI0 ADI1 ADS






Serial data output (OUT) t_{SU} , t_{HD} , t_{ES} , $t_{EC} > 0.45 \ \mu s$ t_{DC} , $t_{DH} < 0.2 \ \mu s^{*1}$




Notes: 1. The DO pin is an n-channel open drain output, and thus the data switching time will differ depending on the value of the pull-up resistor used and the printed circuit board capacitance.

2. The DO pin is normally open.

Serial data timing




<When CL is stopped at the low level>



<When CL is stopped at the high level>


Programmable divider structure



DVS	Set divisor (N)	Input frequency Minimum inp	FMIN	
1	272 to 65535	10 ≤ f < 130	$130 \le f \le 180$	Selected
	272 10 05555	40 mVrms	70 mVrms	Selected
0	—	—	_	Pulled down

General-purpose counter structure

The LC72147V's general-purpose counter is a 20-bit binary counter. The result of the count operation can be read out MSB first from the DO pin.



The measurement time when the general-purpose counter is used for frequency measurement is set to either 4, 8, 32, or 64 ms by the GT0 and GT1 bits. The frequency of the input to the HCTR pin can be measured by determining how many pulses were input to the general-purpose counter during this measurement time.

Check signal frequency

X'tal OSC	4.5 MHz	7.2 MHz	10.25 MHz	10.35 MHz		
× tai 050	4.5 MHZ	7.2 WITZ		fref = 30, 9, 3 kHz	fref : other than 30, 9, 3 kHz	
Check signal	900 kHz	900 kHz	1025 kHz	1030 kHz	1150 kHz	

СТС	HCTR: Minimum input sensitivity rating			
	$0.4 \le f < 8$	8 ≤ f < 12	12 ≤ f < 25	
0 (Normal mode)	70 mVrms	70 mVrms (10 to 20 mVrms)	70 mVrms	
1 (Reduced sensitivity mode)	—	100 mVrms (30 to 40 mVrms)	—	

-: No sensitivity rating (not guaranteed)

(): Rated value (reference value)

CTP data: Determines the state of the general-purpose counter input pin (HCTR) when the general-purpose counter is reset (CTE = 0).

CTP = 0: The general-purpose counter input pin is pulled down.

1: The general-purpose counter input pin is not pulled down, and the wait time is shortened by 1 to 2 ms. IF CTP is to be set to 1, set CTP to 1 at least 4 ms before the counter is started by setting CTE to 1.

Leave CTP set to 0 if the counter will not be used.

		GT0	Frequency measurement mode			
	GT1		Measurement time	Wait time		
				CTP = 0	CTP = 1	
Ī	0	0	4 ms	3 to 4 ms		
	0	1	8 ms	5 t0 4 ms	1 to 2 ms	
Ī	1	0	32 ms	7 to 8 ms		
l	1	1	64 ms	7 10 6 1115		


IF counter operation

Reset the general-purpose counter in advance by setting CTE to 0 before starting the counter.

A general-purpose counter count operation is started by setting the CTE bit in the serial data to 1. The serial data takes effect internally to the LC72147V when the CE pin input level is changed from high to low. The input to the HCTR pin must be provided before the wait time has elapsed after CE was set low.

Next, the result of the general-purpose counter count after the measurement completes must be read out while CTE is still set to 1. This is because the general-purpose counter is reset when CTE is set to 0.

Note that the signal input to the HCTR pin is first divided by 2 internally to the IC and then input to the general-purpose counter. Therefore, the result of the general-purpose counter count is a value that corresponds to 1/2 of the frequency actually input to the HCTR pin.



*CTE: 0 \rightarrow • Resets the general-purpose counter

end-UC (DO)

 $\rightarrow \int$ • Starts the general-purpose counter

 $\Big
brace$ • Restarts the counter if set to 1 again.

In integrating count mode, the count value of the general-purpose counter is accumulated. Care must be taken to handle counter overflow correctly. The count value will be in the range $0_{\rm H}$ to FFFFF_H.

∕∟


End of the count operation

An integrating count operation is performed by sending the serial data (IN1) again with the CTE bit still set to 1. This restarts the general-purpose counter measurement operation and adds the new counts to the previous counter value.


Lend of the count operation

A/D converter structure


The LC72147V A/D converter is a 6-bit successive-approximation converter. It features a conversion time of about 17 μ s. The full-scale voltage level is the Vreg level, which corresponds to a data value of $3F_{\rm H}$.



ADI1	ADI0	Input pin
1	1	Illegal setting
1	0	ADC0
0	1	ADC1
0 0		ADC0/ADC1




Charge pump structure



PD	C1 PDC0	PDS (Sub-charge pump state)		DLC	PD1, PD0, PDS
0	*	High impedance		0	Normal operation
1	0	Charge pump operating (PLL unlocked)		1	Forcibly set to the low level
1	1	Charge pump operating (normal operation)			

When the unlocked state is detected when the channel is changed, the PDS (sub-charge pump) operates, R1 goes to RIM/R1S (R1S = 100Ω), the low-pass filter time constant is reduced, and PLL locking is accelerated.



*: The unlock state detection bit UL1 must be set to 1. The unlock detection width is set to either $\pm 0.5 \ \mu s$ or $\pm 1.0 \ \mu s$ and when a phase difference larger than this is detected, the unlocked state is recognized and the sub-charge pump operates. When the state approaches the locked state and the phase difference becomes less than the amount set as the unlock detection width, the sub-charge pump stops operating and the pin goes to the high-impedance state.

Other items

(1) Notes on the phase detector dead band

DZ1	DZ0	Dead band mode	Charge pump	Dead band
0	0	DZA	ON/ON	— —0 s
0	1	DZB	ON/ON	-0 s
1	0	DZC	OFF/OFF	+0 s
1	1	DZD	OFF/OFF	++0 s

When the charge pump operates in ON/ON mode, the charge pump generates correction pulses even when the PLL is locked. Here, it is easy for the loop to become unstable, and special care is required in designs that use this mode. The following problems may occur in ON/ON mode.

- Side bands may be generated due to reference frequency leakage.
- Side bands may be generated due low-frequency leakage due to the envelope of the correction pulses.

When a dead band is present (OFF/OFF mode), the loop will be stable, but it will be harder to acquire a good C/N ratio. On the other hand, with the mode that does not have a dead band (ON/ON mode), it will be easier to acquire a high C/N ratio, but harder to acquire loop stability.


Therefore, the DZA and DZB modes, in which there is no dead band, can be effective if either a high signal-to-noise ratio of 90 to 100 dB in FM reception or an increased pilot margin in AM stereo reception is required.

Inversely, if such a high FM signal-to-noise ratio is not required for FM reception, or an adequate pilot margin can be acquired for AM stereo reception, then the DZC and DZD modes, in which a dead band is present, may be more effective.

Dead zone (dead band) definition

The phase comparator compares fp with the reference frequency (fr) as shown in figure 1. This circuit outputs a voltage V (A) that is proportional to the phase difference ϕ as shown in figure 2. However, due to internal delays and other factors, the actual IC is unable to compare small phase differences, and thus a dead zone (B) appears in the output. To achieve a high signal-to-noise ratio in the end product, the dead zone should be as small as possible.

However, in popularly-priced models, there are cases where a somewhat wider dead zone may be easier to work with. This is because in some situations, such as when a powerful signal is applied to the RF input, in popularly-priced models there may be RF leakage from the mixer to the VCC. When the dead zone is narrow, outputs to correct this leakage are output, that output in turn modulates the VCO, and generates a beat signal with the RF.







(2) Notes on the FMIN and HCTR pins

The coupling capacitor must be located as close as possible to these pins. A capacitance of approximately 100 pF is desirable.

In particular, if the HCTR pin capacitor is over about 1000 pF, the time required to reach the bias level may become excessive, and incorrect counting may occur due to the relationship with the wait time.

(3) Notes on the IF counting \rightarrow SD must be used in conjunction with IF counting.

If the general-purpose counter is used to count the IF frequency, the application microcontroller must test the state of the IF IC SD (station detect) signal, and only if the SD signal is present, turn on the IF counter buffer output and perform an IF count operation. Methods in which auto-search operations are implemented only using the IF count may incorrectly stop at frequencies where no station is present due to leakage from the IF counter buffer.

(4) Using the DO pin

At times other than data output mode, the DO pin can also be used to check for general-purpose counter count operation completion, to output the unlock state detection signal, and to check for changes in the input pins.

Note that the states of the input pins (I/O-1 and I/O-2) can be directly input to the system microcontroller through the DO pin.


(5) Power supply pins

Capacitors of over 2000 pF must be inserted between the VDD and VSS power supply pins and between Vreg and VSS to reduce noise. These capacitors must be located as close to the VDD, Vreg, and VSS pins as possible.

(6) Notes on VCO design

The VCO must be designed so that the VCO oscillation does not stop if the control voltage (Vtune) becomes 0 V. If it is possible for this oscillator to stop, use the charge pump control data (DLC) to forcible set Vtune to VCC temporarily to prevent the PLL circuit from deadlocking. (This function is called a deadlock clear circuit.)

Pin states during a power-on reset




F : Floating

L : Low

M : Medium

Sample Application Circuit



- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of October, 2000. Specifications and information herein are subject to change without notice.