

## PLL Frequency Synthesizer for Electronic Tuning in Car Audio Systems

## Overview

The LC72147V is a PLL frequency synthesizer for car audio systems. It can implement high-performance multifunction tuners and features a crystal oscillator circuit that supports AM up-conversion, a fast locking circuit, an A/D converter, and an LA1783/1750 IF counter buffer control pin.

## Functions

- High-speed programmable divider
- FMIN: 10 to 180 MHz : Pulse swallower type
- IF counter
- HCTR: 0.4 to 25 MHz : Frequency measurement
- Crystal oscillator: One of the following 4 frequencies may be selected: $10.35,10.25,7.2$, and 4.5 MHz Reference frequency
- One of 12 frequencies may be selected (when a 7.2 or 4.5 MHz crystal is used)
$100^{* 1}, 50,30^{* 2}, 25,12.5,6.25,3.125,10,9^{* 2}, 5,3^{* 2}$, 1 kHz
Notes: 1. Cannot be used when a 10.35 or 10.25 MHz crystal is used

2. Cannot be used when a 10.25 MHz crystal is used

- Phase comparator
- Supports dead band control
- Built-in unlock detection circuit
- Sub-charge pump for fast locking
- Built-in deadlock clearing circuit
- Built-in MOS transistor for forming an active low-pass filter
- I/O ports - General-purpose I/O: 5 pins
- Output: n-channel: 3 pins, CMOS: 2 pins
- IFBC pin (LA1783/1750 IF counter buffer control pin)
- Serial data I/O
- Supports communication with the controller in the CCB format.
- Operating ranges
— Supply voltage ( $\mathrm{V}_{\mathrm{DD}}$ ): 4.5 to 6.5 V
- Built-in regulator voltage (Vreg): 3.0 V ( $\pm 10 \%$ )
- Operating temperature: -40 to $+85^{\circ} \mathrm{C}$
- Package
- SSOP-24


## Package Dimensions

unit: mm
3175A-SSOP24


- CCB is a trademark of SANYO ELECTRIC CO., LTD.
- CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.

■ Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.

- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.


## Pin Assignment



## Block Diagram



Specifications
Absolute Maximum Ratings at $\mathbf{T a}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Pin | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{DD}}$ max | $\mathrm{V}_{\mathrm{DD}}$ |  | -0.3 to +7.0 | V |
| Maximum input voltage | $\mathrm{V}_{\text {IN }} 1$ max | CE, CL, DI, AIN |  | -0.3 to +7.0 | V |
|  | $\mathrm{V}_{\text {IN } 2}$ max | XIN, FMIN, HCTR, I/O-4, I/O-5, ADC0, ADC1 |  | -0.3 to Vreg +0.3 |  |
|  | $\mathrm{V}_{\text {IN }} 3$ max | I/O-1 to I/O-3 |  | -0.3 to +15 |  |
| Maximum output voltage | $\mathrm{V}_{0} 1$ max | DO |  | -0.3 to +7.0 | V |
|  | $\mathrm{V}_{\mathrm{O}} 2$ max | XOUT, IFBC, I/O-4, I/O-5, PD, XBUF |  | -0.3 to Vreg + 0.3 |  |
|  | $\mathrm{V}_{\mathrm{O}} 3$ max | I/O-1 to I/O-3, AOUT |  | -0.3 to +15 |  |
| Maximum output current | 101 max | IFBC |  | 0 to 1.0 | mA |
|  | lo2 max | I/O-4, I/O-5, XBUF |  | 0 to 3.0 |  |
|  | lo3 max | DO |  | 0 to 6.0 |  |
|  | 104 max | I/O-1 to I/O-3 |  | 0 to 10 |  |
|  | 105 max | AOUT |  | 0 to 35 |  |
| Allowable power dissipation | Pd max |  | $\mathrm{Ta} \leq 85^{\circ} \mathrm{C}$ | 150 | mW |
| Operating temperature | Topr |  |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  |  | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

Note: Power supply $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}$, Vreg $-\mathrm{V}_{\mathrm{SS}}$ : Capacitors of at least 2000 pF must be inserted between these pins when this device is used.
Allowable Operating Ranges at Ta $=-40$ to $85^{\circ} \mathrm{C}, \mathrm{V}_{\text {SS }}=0 \mathrm{~V}$

| Parameter | Symbol | Pin | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |
| Supply voltage | $V_{\text {DD }} 1$ | $V_{D D}$ |  | 4.5 |  | 6.5 | V |
|  | $\mathrm{V}_{\mathrm{DD}}$ 2 | $V_{D D}$ | Serial data retention voltage | 2.5 |  |  |  |
| Regulator output voltage | Vreg | Vreg | $4.5 \leq \mathrm{V}_{\mathrm{DD}} \leq 6.5 \mathrm{~V}$ | 2.7 | 3.0 | 3.3 | V |
| High-level input voltage | $\mathrm{V}_{\mathrm{H}}{ }^{1}$ | $\begin{aligned} & \text { CE, CL, DI, } \\ & \text { I/O-1 to I/O-3 } \end{aligned}$ |  | 2.2 |  | 6.5 | V |
|  | $\mathrm{V}_{\mathrm{H} 2}$ | I/O-4, I/O-5 |  | 2.2 |  | Vreg |  |
| Low-level input voltage | VIL | $\begin{aligned} & \text { CE, CL, DI, } \\ & \text { I/O-1 to I/O-5 } \end{aligned}$ |  | 0 |  | 0.8 | V |
| Output voltage | $\mathrm{V}_{\mathrm{O}} 1$ | DO |  | 0 |  | 6.5 | V |
|  | $\mathrm{V}_{\mathrm{O}} 2$ | I/O-1 to I/O-3 |  | 0 |  | 13 |  |
| Input frequency | $\mathrm{fin}^{1}$ | XIN | Sine wave, capacitance coupled | 1.0 |  | 8.0 | MHz |
|  | $\mathrm{fin}^{2}$ | FMIN | Sine wave, capacitance coupled | 10 |  | 180 |  |
|  | $\mathrm{fin}^{3}$ | HCTR | Sine wave, capacitance coupled | 0.4 |  | 25 |  |
| Guaranteed crystal oscillator frequency ranges | X'tal1 | XIN, XOUT | *1 | 4.0 |  | 7.0 | MHz |
|  | X'tal2 | XIN, XOUT | *1 | 7.1 |  | 10.5 |  |
| Input amplitude | $\mathrm{V}_{\text {IN }} 1$ | XIN |  | 200 |  | 900 | mVrms |
|  | $\mathrm{V}_{\text {IN }}$ 2-1 | FMIN | $10 \leq \mathrm{f}<130 \mathrm{MHz} * 2$ | 40 |  | 900 |  |
|  | $\mathrm{V}_{\text {IN }}$ 2-2 | FMIN | $130 \leq f \leq 180 \mathrm{MHz} * 2$ | 70 |  | 900 |  |
|  | $\mathrm{V}_{1 \times} 3$-1 | HCTR | $0.4 \leq f \leq 25 \mathrm{MHz} * 3$ | 70 |  | 900 |  |
|  | $\mathrm{V}_{\text {IN }}$ 3-2 | HCTR | $8 \leq \mathrm{f} \leq 12 \mathrm{MHz} * 4$ | 100 |  | 900 |  |
| Input voltage range | $\mathrm{V}_{\text {IN }} 4$ | ADC0, ADC1 |  | 0 |  | Vreg | V |
| Data setup time | tsu | DI, CL | *5 | 0.45 |  |  | $\mu \mathrm{s}$ |
| Data hold time | $\mathrm{t}_{\mathrm{HD}}$ | DI, CL | *5 | 0.45 |  |  | $\mu \mathrm{s}$ |
| Clock low-level period | $\mathrm{t}_{\mathrm{CL}}$ | CL | *5 | 0.45 |  |  | $\mu \mathrm{s}$ |
| Clock high-level period | $\mathrm{t}_{\mathrm{CH}}$ | CL | *5 | 0.45 |  |  | $\mu \mathrm{s}$ |
| CE wait time | $t_{\text {EL }}$ | CE, CL | *5 | 0.45 |  |  | $\mu \mathrm{s}$ |
| CE setup time | $\mathrm{t}_{\text {ES }}$ | CE, CL | *5 | 0.45 |  |  | $\mu \mathrm{s}$ |
| CE hold time | teH | CE, CL | *5 | 0.45 |  |  | $\mu \mathrm{s}$ |
| Data latch change time | tLC |  | *5 |  |  | 0.45 | $\mu \mathrm{s}$ |
| Data output time | $t_{\text {b }}$ | DO, CL | Depends on the value of the pull-up resistor used. |  |  | 0.2 | $\mu \mathrm{s}$ |
|  | $t_{\text {DH }}$ | DO, CE |  |  |  |  |  |

Notes:1. Recommended crystal oscillator Cl values
$\mathrm{CI} \leq 120 \Omega$ (Crystal: 4.5 MHz ), $\mathrm{Cl} \leq 70 \Omega$ (Crystal: $7.2,10.25$, or 10.35 MHz )
Note that the crystal oscillator circuit characteristics depend on the printed circuit board and the particular components used. We recommend consulting the manufacturer of the crystal when designing this circuit.
2. Refer to the description of the structure of the programmable divider.
3. Serial data: $\mathrm{CTC}=0$
4. Serial data: $C T C=1$
5. See the timing chart for serial data transfers.

## Electrical Characteristics in the Allowable Operating Ranges

| Parameter | Symbol | Pin | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |
| Internal feedback resistance | Rf1 | XIN |  |  | 1.0 |  | $\mathrm{M} \Omega$ |
|  | Rf2 | FMIN |  |  | 500 |  | k $\Omega$ |
|  | Rf3 | HCTR |  |  | 250 |  |  |
| Hysteresis | $\mathrm{V}_{\text {HIS }}$ | CE, CL, DI |  |  | 0.1 Vreg |  | V |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}}{ }^{1}$ | I/O-4, I/O-5 | $\mathrm{I}_{0}=-0.5 \mathrm{~mA}$ | Vreg - 0.5 |  |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{O}}=-1 \mathrm{~mA}$ | Vreg-1.0 |  |  |  |
|  | $\mathrm{V}_{\mathrm{OH}}{ }^{2}$ | PD, AIN | $\mathrm{I}_{\mathrm{O}}=-1 \mathrm{~mA}$ | Vreg - 0.5 |  |  |  |
|  |  |  | $\mathrm{l}_{0}=-2 \mathrm{~mA}$ | Vreg-1.0 |  |  |  |
|  | $\mathrm{V}_{\mathrm{OH}} 3$ | XBUF | $\mathrm{I}_{\mathrm{O}}=-0.5 \mathrm{~mA}$ | Vreg - 0.5 |  |  | V |
|  | $\mathrm{V}_{\mathrm{OH}} 4$ | IFBC | $\mathrm{I}_{\mathrm{O}}=-0.1 \mathrm{~mA}$ | Vreg - 0.5 |  |  | V |
| Low-level output voltage | $\mathrm{V}_{\text {OL }} 1$ | I/O-4, I/O-5 | $\mathrm{I}_{0}=0.5 \mathrm{~mA}$ |  |  | 0.5 | V |
|  |  |  | $\mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA}$ |  |  | 1.0 |  |
|  | $\mathrm{V}_{\mathrm{OL}} 2$ | PD, AIN | $\mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA}$ |  |  | 0.5 | V |
|  |  |  | $\mathrm{I}_{\mathrm{O}}=2 \mathrm{~mA}$ |  |  | 1.0 |  |
|  | $\mathrm{V}_{\text {OL }} 3$ | XBUF | $\mathrm{I}_{\mathrm{O}}=0.5 \mathrm{~mA}$ |  |  | 0.5 | V |
|  | $\mathrm{V}_{\text {OL }} 4$ | IFBC | $\mathrm{l}_{0}=0.1 \mathrm{~mA}$ |  |  | 0.5 | V |
|  | $\mathrm{V}_{\text {OL }} 5$ | I/O-1 to I/O-3 | $\mathrm{I}=1 \mathrm{~mA}$ |  |  | 0.2 | V |
|  |  |  | $\mathrm{I}_{\mathrm{O}}=2.5 \mathrm{~mA}$ |  |  | 0.5 |  |
|  |  |  | $\mathrm{I}_{\mathrm{O}}=5 \mathrm{~mA}$ |  |  | 1.0 |  |
|  |  |  | $\mathrm{l}=9 \mathrm{~mA}$ |  |  | 1.8 |  |
|  | $\mathrm{V}_{\text {OL }} 6$ | DO | $\mathrm{l}=5 \mathrm{~mA}$ |  |  | 1.0 | V |
|  | $\mathrm{V}_{\text {OL }} 7$ | AOUT | $\mathrm{I}_{\mathrm{O}}=30 \mathrm{~mA}, \mathrm{AlN}=2.0 \mathrm{~V}$ |  |  | 1.5 | V |
| Mid-level output voltage | $\mathrm{V}_{\text {OM }}$ | IFBC | $\mathrm{I}_{\mathrm{O}}=20 \mu \mathrm{~A}$ | 1.2 | 1.5 | 1.8 | V |
| High-level input current | $\mathrm{l}_{\mathrm{IH}} 1$ | CE, CL, DI | $\mathrm{V}_{1}=6.5 \mathrm{~V}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{\mathrm{IH}}{ }^{2}$ | I/O-1 to I/O-3 | $\mathrm{V}_{\mathrm{I}}=13 \mathrm{~V}$ |  |  | 5.0 |  |
|  | $1_{1 H} 3$ | I/O-4, I/O-5, ADC0, ADC1, HCTR | $\mathrm{V}_{1}=\mathrm{Vreg}$ |  |  | 5.0 |  |
|  | $\mathrm{I}_{\mathrm{IH}} 4$ | XIN | $\mathrm{V}_{1}=$ Vreg | 1.3 |  | 7 |  |
|  | $\mathrm{I}_{\mathrm{IH} 5}$ | FMIN | $\mathrm{V}_{1}=$ Vreg | 2.5 |  | 14 |  |
|  | $\mathrm{I}_{\mathbf{1 H} 6}$ | HCTR | $\mathrm{V}_{1}=$ Vreg | 5.0 |  | 28 |  |
|  | $\mathrm{l}_{1 \mathrm{H}} 7$ | AIN | $\mathrm{V}_{1}=$ Vreg |  |  | 200 | nA |
| Low-level input current | $\mathrm{I}_{\text {IL }} 1$ | CE, CL, DI | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
|  | IIL2 | I/O-1 to I/O-3 | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  |  | 5.0 |  |
|  | 1ı3 | $\begin{aligned} & \text { I/O-4, I/O-5, } \\ & \text { ADC0, ADC1, HCTR } \end{aligned}$ | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  |  | 5.0 |  |
|  | IIL4 | XIN | $\mathrm{V}_{1}=0 \mathrm{~V}$ | 1.3 |  | 7 |  |
|  | IIL $5^{\text {5 }}$ | FMIN | $\mathrm{V}_{1}=0 \mathrm{~V}$ | 2.5 |  | 14 |  |
|  | IIL6 | HCTR | $\mathrm{V}_{1}=0 \mathrm{~V}$ | 5.0 |  | 28 |  |
|  | 1/L7 | AIN | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  |  | 200 | nA |
| Output off leakage current | loff1 | I/O-1 to I/O-3 | $\mathrm{V}_{0}=13 \mathrm{~V}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
|  | loff2 | DO | $\mathrm{V}_{\mathrm{O}}=6.5 \mathrm{~V}$ |  |  | 5.0 |  |
| High-level 3-state off leakage current | loffh | PD | $\mathrm{V}_{\mathrm{O}}=\mathrm{Vreg}$ |  | 0.01 | 200 | nA |
| Low-level 3-state off leakage current | loffL | PD | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ |  | 0.01 | 200 | nA |
| Input capacitance | $\mathrm{C}_{\text {IN }}$ | FMIN |  |  | 6 |  | PF |
| A/D converter linearity error | Err | ADC0, ADC1 |  | -1/2 |  | 1/2 | LSB |
| Pull-down transistor on resistance | Rpd | FMIN |  | 80 | 200 | 600 | k $\Omega$ |
| Supply current | IDD | $V_{D D}$ | $\begin{array}{\|l} \hline \text { X'tal }=10.35 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{IN} 2}=180 \mathrm{MHz} \\ \mathrm{~V}_{\mathrm{IN} 2} 2-2=70 \mathrm{mVrms} \\ \mathrm{f}_{\mathrm{N}} 3=25 \mathrm{MHz} \\ \mathrm{~V}_{\mathrm{IN} 3} 3-1=70 \mathrm{mVrms} \end{array}$ |  | 12 |  | mA |

## Pin Functions

| Pin No. | Symbol | Usage | Function | Pin circuit |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 1 \\ 24 \end{gathered}$ | $\begin{gathered} \text { XIN } \\ \text { XOUT } \end{gathered}$ | X'tal OSC | - Crystal oscillator connection. (4.5, $7.2,10.25$, or 10.35 MHz ) |  |
| 12 | FMIN | Local oscillator signal input | - FMIN is selected by setting DVS in the control data to 1 . <br> - Input frequency: 10 to 180 MHz <br> - The signal is transmitted to the swallow counter. <br> - The divisor can be set to a value in the range 272 to 65,535 . |  |
| 23 | CE | Chip enable | - This pin must be set to the high level when inputting serial data to the LC72147V DI pin and when outputting serial data from the DO pin. |  |
| 21 | CL | Clock | - Data synchronization clock signal used when inputting serial data to the LC72147V DI pin and when outputting serial data from the DO pin. |  |
| 22 | DI | Input data | - Serial data input for transferring data from the controller to the LC72147V. |  |
| 20 | DO | Output data | - Serial data output for transferring data from the LC72147V to the controller. |  |
| 4 | $V_{\text {DD }}$ | Power | - LC72147V power supply. A voltage in the range 4.5 to 6.5 V must be provided when the PLL circuit is operating. <br> - The power-on reset circuit operates when power is first applied. | - |
| 5 | Vreg | Regulator output | - Regulator output. A capacitor must be inserted between Vreg and $\mathrm{V}_{\mathrm{SS}}$. <br> - The output voltage ( $3.0 \mathrm{~V} \pm 10 \%$ ) is supplied to internal circuits. | - |
| 6 | $\mathrm{V}_{\text {SS }}$ | Ground | - LC72147V ground. | - |
| 14 | IFBC | IF buffer control | - The LC72147V can control the LA1783/1750 IF buffer output. <br> - This is a 3-state output. ( $0 \mathrm{~V}, \mathrm{Vreg} / 2=1.5 \mathrm{~V}$, and Vreg $=3 \mathrm{~V}$ ) |  |
| $\begin{gathered} 16 \\ 17 \\ 2 \end{gathered}$ | $\begin{aligned} & \mathrm{I} / \mathrm{O}-1 \\ & \mathrm{I} / \mathrm{O}-2 \\ & \mathrm{I} / \mathrm{O}-3 \end{aligned}$ | General-purpose I/O ports | - General-purpose I/O ports. <br> - The outputs are open-drain circuits. <br> - After the power-on reset, I/O-1 and I/O-2 function as input ports. I/O3 functions as an output port fixed at the low level. <br> - The input/output state of these ports can be set using the I/O-1 to I/O-3 bits in the serial data sent from the controller. |  |

Continued on next page.

Continued from preceding page.

| Pin No. | Symbol | Usage | Function | Pin circuit |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 11 \\ & 13 \end{aligned}$ | $\begin{aligned} & \text { I/O-4 } \\ & \text { I/O-5 } \end{aligned}$ | General-purpose I/O ports | - General-purpose I/O ports. <br> - The outputs are complementary output circuits. <br> - After the power-on reset, these ports function as input ports. <br> - The input/output state of these ports can be set using the I/O-4 and I/O-5 bits in the serial data sent from the controller. |  |
| $\begin{aligned} & 18 \\ & 19 \end{aligned}$ | ADC0 <br> ADC1 | A/D converter input | - A/D converter input <br> The A/D converter is a 6 -bit successive-approximation circuit. See the item on the structure of the A/D converter for details. |  |
| 7 | PD | Charge pump output | - PLL charge pump output <br> When the frequency created by dividing the local oscillator signal frequency by N is higher than the reference frequency, a high level is output from the PD pin. When lower, a low level is output. The PD pin goes to the high-impedance state when the frequencies match. |  |
| 15 | HCTR | General-purpose counter | - HCTR is selected by setting CTS in the control data to 1 . <br> Input frequency: 0.4 to 25 MHz <br> The signal is input to a divide-by-2 circuit and the result is input to a general-purpose counter. This counter can also be used as an integrating counter. <br> The counter value is output as the result of the count, MSB first, from the DO pin. <br> See the item describing the structure of the general-purpose counter for details. |  |
| 3 | XBUF | Crystal oscillator buffer | - Output buffer for the crystal oscillator circuit <br> - When XB in the serial data is set to 1 , the output buffer operates and the crystal oscillator signal (a pulse signal) is output. <br> When XB is 0 , XBUF outputs a low level. <br> (After the power-on reset, $X B$ is set to 0 and the output buffer is fixed at the low level.) |  |

## Serial Data I/O Methods

Data is input to and output from the LC72147V using the Sanyo CCB (Computer Control Bus) format, which is the serial bus format used by Sanyo audio ICs. This IC adopts a CCB format with an 8 -bit address.


## DI control data (serial data input) structure

(1) IN1

(2) IN2


DI control data description

| No. | Control block/data | Content | Related data |
| :---: | :---: | :---: | :---: |
| (1) | Programmable divider data P0 to P15 DVS | - This data sets the divisor for the programmable divider P0 is the LSB, and P15 is the MSB of this binary value. DVS $=0$ : The FMIN pin is pulled down. <br> 1: Selects the FMIN pin. <br> Divisor setting (N): 272 to 65,536 <br> Input frequency range: 10 to 180 MHz <br> *: See the "Programmable Divider Structure" item for details. |  |
| (2) | Sub-charge pump control data PDC0, PDC1 | - This data controls the sub-charge pump. <br> (* : don't care) <br> *: The sub-charge pump output is connected internally to the gate of the transistor used for low-pass filter formation. The sub-charge pump can be used in conjunction with the PD pin (main charge pump pin) to form a high-speed locking circuit. <br> See the "Charge Pump Structure" item for details. | UL0, UL1, DLC |
| (3) | Reference divider data R0 to R3 | - Reference frequency selection data <br> Notes: 1. Illegal value when a crystal oscillator frequency of 10.25 or 10.35 MHz is selected. <br> 2. Illegal value when a crystal oscillator frequency of 10.25 MHz is selected. <br> 3. PLL inhibit (backup mode) <br> The programmable divider block is stopped, the FMIN pin is pulled down to ground, and the charge pump output is set to the floating state. |  |

Continued on next page.

Continued from preceding page.


Continued on next page.

Continued from preceding page.

| No. | Control block/data | Content | Related data |
| :---: | :---: | :---: | :---: |
| (6) | General-purpose counter control data CTS, CTE GT0, GT1 CTP CTC | - Selects the general-purpose counter input pin (HCTR). <br> CTS = 1: Selects the HSTR pin. <br> CTS = 0: Pulls down the HCTR pin. <br> - General-purpose counter measurement start data <br> $C T E=1$ : Starts the counter. <br> $C T E=0$ : Resets the counter. <br> - Determines the measurement time (frequency mode) and number of periods (period mode). <br> - CTP $=0$ : When the counter has been reset ( $C T E=0$ ), pulls down the general-purpose counter input. <br> CTP $=1$ : When the counter has been reset $(C T E=0)$, does not pull down the generalpurpose counter input, and shortens the wait time. <br> However, immediately after CTP is set to 1 , the counter start must be delayed until the general-purpose counter input pin has been biased. <br> - The input sensitivity is reduced when CTC is set to 1 . (Sensitivity: 10 to 30 mV rms ) |  |
| (7) | I/O port control data IO-1 to I/O-5 | - Data that specifies the I/O direction of the I/O ports. <br> [Data] = 0: Input port <br> 1: Output port <br> *: After the power-on reset, the I/O-1, I/O-2, I/O-4, and I/O-5 are set up as input ports. I/O-3 is set up as an output port. | OUT1 to OUT5 <br> ULD |
| (8) | Output port data OUT1 to OUT5 | - Data that determines the output from output ports O-1 to O-5. <br> $[$ Data $=1$ : Open or high level. <br> 0: Low <br> *: Invalid when the corresponding port is set up as an input port or as the unlock state indicator output. | I/O-1 to I/O-5 <br> ULD |
| (9) | IFBC port control data IFB0, IFB1 | - Determines the 3 -value output of the IFBC port. <br> *: When PLL inhibit and crystal oscillator stop mode ( $R 0=0, R 1=R 2=R 3=1$ ), the IFBC output is set to the open state. This output goes to the mid level after the power-on reset. |  |

Continued on next page.

Continued from preceding page.

| No. | Control block/data | Content | Related data |
| :---: | :---: | :---: | :---: |
| (10) | Unlock state detection data ULO, UL1 | - Width selection for the phase error ( $\varnothing \mathrm{E}$ ) detection function used to determine the PLL locked/unlocked state. When a phase error greater than the $\varnothing E$ detection width from the table occurs, the PLL circuit is seen as in the unlocked state. When unlocked, the detection pin (DO or I/O-5) goes to the low state. | $\begin{gathered} \text { ULD } \\ \text { DT0, DT1 } \end{gathered}$ |
| (11) | Crystal oscillator circuit $\begin{gathered} \text { XS0, XS1 } \\ \text { XB } \end{gathered}$ | - Crystal oscillator selection data <br> *: After the power-on reset, 10.25 MHz is selected. <br> - Crystal oscillator buffer (XBUF) output control data $X B=0$ : Buffer output is turned off. (This mode is selected after the power-on reset.) $X B=1$ : Buffer output is turned on. | R0 to R3 |
| (12) | Phase comparator control data DZ0, DZ1 | - Controls the phase comparator dead band. <br> *: The phase comparator operates in DZA mode after the power-on reset. |  |
| (13) | Charge pump control data DLC | - Bit that forcible sets the charge pump output to the low level. <br> DLC = 1: Low level <br> DLC $=0$ : Normal operation <br> *: If a deadlock occurs due to the VCO control voltage (Vtune) going to zero and stopping the VCO oscillator, set the charge pump output to the low level and set Vtune to $\mathrm{V}_{\mathrm{CC}}$ to escape from the deadlocked state. Normal operation is selected after the power-on reset. |  |
| (14) | IC test data <br> TESTO <br> TEST1 <br> TEST2 | - IC test control data <br> These bits must be set as follows during normal operation. $\begin{aligned} & \text { TEST0 }=0 \\ & \text { TEST1 }=0 \\ & \text { TEST2 }=0 \end{aligned}$ <br> *: After the power-on reset, the test data is all set to zero. |  |

## Structure of the DO Output Data (serial output data)

(3) OUT

DI $\leftarrow$| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


*: Bits that are set to 0.

$$
\begin{array}{ll}
\hline \hline & \overline{0} \\
\dot{4} & \dot{4} \\
\widehat{m} & \dot{y}
\end{array}
$$

| No. | Control block/data | Content | Related data |
| :---: | :---: | :---: | :---: |
| (1) | I/O port data I5 to I1 | - The bits I1 to 15 are set to the latched states of the I/O pins I/O-1 to I/O-5. These states are latched at the point the IC enters data output mode. <br> The pin states are latched regardless of the pin mode (input or output). <br> Pin state = high: 1 <br> low: 0 | I/O-1 to I/O-5 |
| (2) | General-purpose counter binary data C19 to C0 | - The bits C 19 to C 0 are set to the latched content of the 20-bit binary general-purpose counter. <br> C19 $\leftarrow$ MSB of the binary counter <br> $\mathrm{C} 0 \leftarrow \mathrm{LSB}$ of the binary counter | CTSO <br> CTS1 <br> CTE |
| (3) | A/D converter ADC0 data AD05 to AD00 | - The bits AD05 to AD00 are set to the latched result of the A/D conversion of the ADC0 pin input signal. $\begin{aligned} & \mathrm{AD} 05 \leftarrow \mathrm{MSB} \\ & \mathrm{AD} 00 \leftarrow \mathrm{LSB} \end{aligned}$ | ADIO <br> ADI1 <br> ADS |
| (4) | A/D converter ADC1 data AD15 to AD10 | - The bits AD15 to AD10 are set to the latched result of the A/D conversion of the ADC1 pin input signal. $\begin{aligned} & \text { AD1 } 5 \leftarrow \text { MSB } \\ & \text { AD10 } \leftarrow \mathrm{LSB} \end{aligned}$ | ADIO <br> ADI1 <br> ADS |

Serial data input (IN1/IN2) $\quad \mathrm{t}_{\mathrm{SU}}, \mathrm{t}_{\mathrm{HD}}, \mathrm{t}_{\mathrm{ES}}, \mathrm{t}_{\mathrm{EC}}, \mathrm{t}_{\mathrm{EH}},>0.45 \mu \mathrm{~s} \quad \mathrm{t}_{\mathrm{LC}}<0.45 \mu \mathrm{~s}$


Serial data output (OUT) $\quad \mathrm{t}_{\mathrm{SU}}, \mathrm{t}_{\mathrm{HD}}, \mathrm{t}_{\mathrm{ES}}, \mathrm{t}_{\mathrm{EC}}>0.45 \mu \mathrm{~s} \quad \mathrm{t}_{\mathrm{DC}}, \mathrm{t}_{\mathrm{DH}}<0.2 \mu \mathrm{~s}{ }^{* 1}$


Notes: 1. The DO pin is an n-channel open drain output, and thus the data switching time will differ depending on the value of the pull-up resistor used and the printed circuit board capacitance.
2. The DO pin is normally open.

## Serial data timing


<When CL is stopped at the low level>

<When CL is stopped at the high level>

## Programmable divider structure



| DVS | Set divisor (N) | Input frequency range $(\mathrm{f}(\mathrm{MHz}))$ <br> Minimum input sensitivity |  | FMIN |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 272 to 65535 | $10 \leq \mathrm{f}<130$ | $130 \leq \mathrm{f} \leq 180$ | 70 mVrms |
| 0 | - | - | - | Selected |

## General-purpose counter structure

The LC72147V's general-purpose counter is a 20-bit binary counter.
The result of the count operation can be read out MSB first from the DO pin.


The measurement time when the general-purpose counter is used for frequency measurement is set to either $4,8,32$, or 64 ms by the GT0 and GT1 bits. The frequency of the input to the HCTR pin can be measured by determining how many pulses were input to the general-purpose counter during this measurement time.

## Check signal frequency

| X'tal OSC | 4.5 MHz | 7.2 MHz | 10.25 MHz | 10.35 MHz |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | fref $=30,9,3 \mathrm{kHz}$ | fref : other than $30,9,3 \mathrm{kHz}$ |
| Check signal | 900 kHz | 900 kHz | 1025 kHz | 1030 kHz | 1150 kHz |

The CTC data switches the input sensitivity. The input sensitivity is reduced when CTC is set to 1 .

| CTC | HCTR: Minimum input sensitivity rating |  |  |
| :---: | :---: | :---: | :---: |
|  | $0.4 \leq \mathrm{f}<8$ | $8 \leq \mathrm{f}<12$ | $12 \leq \mathrm{f}<25$ |
| 0 (Normal mode) | 70 mVrms | 70 mVrms <br> $(10$ to 20 mVrms$)$ | 70 mVrms |
| 1 (Reduced sensitivity mode) | - | 100 mVrms <br> $(30$ to 40 mVrms$)$ | - |

[^0]CTP data: Determines the state of the general-purpose counter input pin (HCTR) when the general-purpose counter is reset $(\mathrm{CTE}=0)$.
CTP $=0$ : The general-purpose counter input pin is pulled down.
1: The general-purpose counter input pin is not pulled down, and the wait time is shortened by 1 to 2 ms .
IF CTP is to be set to 1 , set CTP to 1 at least 4 ms before the counter is started by setting CTE to 1 .
Leave CTP set to 0 if the counter will not be used.

| GT1 | GT0 | Frequency measurement mode |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Measurement time | Wait time |  |
|  |  |  | CTP $=0$ | CTP $=1$ |
| 0 | 0 | 4 ms |  | 1 to 2 ms |
| 0 | 1 | 8 ms | 7 to 8 ms |  |
| 1 | 0 | 32 ms |  |  |
| 1 | 1 | 64 ms |  |  |

## IF counter operation

Reset the general-purpose counter in advance by setting CTE to 0 before starting the counter.
A general-purpose counter count operation is started by setting the CTE bit in the serial data to 1 . The serial data takes effect internally to the LC72147V when the CE pin input level is changed from high to low. The input to the HCTR pin must be provided before the wait time has elapsed after CE was set low.
Next, the result of the general-purpose counter count after the measurement completes must be read out while CTE is still set to 1 . This is because the general-purpose counter is reset when CTE is set to 0 .
Note that the signal input to the HCTR pin is first divided by 2 internally to the IC and then input to the general-purpose counter. Therefore, the result of the general-purpose counter count is a value that corresponds to $1 / 2$ of the frequency actually input to the HCTR pin.


When used as an integrating counter

*CTE: $0 \rightarrow$ •Resets the general-purpose counter
$1 \rightarrow\left\{\begin{array}{l}\text { • Starts the general-purpose counter } \\ \text { • Restarts the counter if set to } 1 \text { again. }\end{array}\right.$
In integrating count mode, the count value of the general-purpose counter is accumulated. Care must be taken to handle counter overflow correctly. The count value will be in the range $0_{\mathrm{H}}$ to $\mathrm{FFFFF}_{\mathrm{H}}$.
An integrating count operation is performed by sending the serial data (IN1) again with the CTE bit still set to 1 . This restarts the general-purpose counter measurement operation and adds the new counts to the previous counter value.

## LC72147V

## A/D converter structure

The LC72147V A/D converter is a 6-bit successive-approximation converter. It features a conversion time of about $17 \mu \mathrm{~s}$. The full-scale voltage level is the Vreg level, which corresponds to a data value of $3 \mathrm{~F}_{\mathrm{H}}$.


| ADI1 | ADIO | Input pin |
| :---: | :---: | :---: |
| 1 | 1 | Illegal setting |
| 1 | 0 | ADC0 |
| 0 | 1 | ADC1 |
| 0 | 0 | ADC0/ADC1 |



## Charge pump structure



| PDC1 | PDC0 | PDS (Sub-charge pump state) |
| :---: | :---: | :---: |
| 0 | $*$ | High impedance |
| 1 | 0 | Charge pump operating (PLL unlocked) |
| 1 | 1 | Charge pump operating (normal operation) |


| DLC | PD1, PD0, PDS |
| :---: | :---: |
| 0 | Normal operation |
| 1 | Forcibly set to the low level |

When the unlocked state is detected when the channel is changed, the PDS (sub-charge pump) operates, R1 goes to RIM/R1S (R1S = $100 \Omega$ ), the low-pass filter time constant is reduced, and PLL locking is accelerated.

*: The unlock state detection bit UL1 must be set to 1 . The unlock detection width is set to either $\pm 0.5 \mu \mathrm{~s}$ or $\pm 1.0 \mu \mathrm{~s}$ and when a phase difference larger than this is detected, the unlocked state is recognized and the sub-charge pump operates. When the state approaches the locked state and the phase difference becomes less than the amount set as the unlock detection width, the sub-charge pump stops operating and the pin goes to the high-impedance state.

## Other items

(1) Notes on the phase detector dead band

| DZ1 | DZ0 | Dead band mode | Charge pump | Dead band |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | DZA | ON/ON | --0 s |
| 0 | 1 | DZB | ON/ON | -0 s |
| 1 | 0 | DZC | OFF/OFF | +0 s |
| 1 | 1 | DZD | OFF/OFF | ++0 s |

When the charge pump operates in ON/ON mode, the charge pump generates correction pulses even when the PLL is locked. Here, it is easy for the loop to become unstable, and special care is required in designs that use this mode.
The following problems may occur in ON/ON mode.

- Side bands may be generated due to reference frequency leakage.
- Side bands may be generated due low-frequency leakage due to the envelope of the correction pulses.

When a dead band is present (OFF/OFF mode), the loop will be stable, but it will be harder to acquire a good $\mathrm{C} / \mathrm{N}$ ratio. On the other hand, with the mode that does not have a dead band (ON/ON mode), it will be easier to acquire a high C/N ratio, but harder to acquire loop stability.
Therefore, the DZA and DZB modes, in which there is no dead band, can be effective if either a high signal-to-noise ratio of 90 to 100 dB in FM reception or an increased pilot margin in AM stereo reception is required.
Inversely, if such a high FM signal-to-noise ratio is not required for FM reception, or an adequate pilot margin can be acquired for AM stereo reception, then the DZC and DZD modes, in which a dead band is present, may be more effective.

## Dead zone (dead band) definition

The phase comparator compares fp with the reference frequency (fr) as shown in figure 1. This circuit outputs a voltage V (A) that is proportional to the phase difference $\varnothing$ as shown in figure 2. However, due to internal delays and other factors, the actual IC is unable to compare small phase differences, and thus a dead zone (B) appears in the output. To achieve a high signal-to-noise ratio in the end product, the dead zone should be as small as possible.

However, in popularly-priced models, there are cases where a somewhat wider dead zone may be easier to work with. This is because in some situations, such as when a powerful signal is applied to the RF input, in popularly-priced models there may be RF leakage from the mixer to the VCC. When the dead zone is narrow, outputs to correct this leakage are output, that output in turn modulates the VCO, and generates a beat signal with the RF.


Figure 1


Figure 2
(2) Notes on the FMIN and HCTR pins

The coupling capacitor must be located as close as possible to these pins. A capacitance of approximately 100 pF is desirable.
In particular, if the HCTR pin capacitor is over about 1000 pF , the time required to reach the bias level may become excessive, and incorrect counting may occur due to the relationship with the wait time.
(3) Notes on the IF counting $\rightarrow$ SD must be used in conjunction with IF counting.

If the general-purpose counter is used to count the IF frequency, the application microcontroller must test the state of the IF IC SD (station detect) signal, and only if the SD signal is present, turn on the IF counter buffer output and perform an IF count operation. Methods in which auto-search operations are implemented only using the IF count may incorrectly stop at frequencies where no station is present due to leakage from the IF counter buffer.

## (4) Using the DO pin

At times other than data output mode, the DO pin can also be used to check for general-purpose counter count operation completion, to output the unlock state detection signal, and to check for changes in the input pins.
Note that the states of the input pins (I/O-1 and I/O-2) can be directly input to the system microcontroller through the DO pin.

## (5) Power supply pins

Capacitors of over 2000 pF must be inserted between the VDD and VSS power supply pins and between Vreg and VSS to reduce noise. These capacitors must be located as close to the VDD, Vreg, and VSS pins as possible.
(6) Notes on VCO design

The VCO must be designed so that the VCO oscillation does not stop if the control voltage (Vtune) becomes 0 V . If it is possible for this oscillator to stop, use the charge pump control data (DLC) to forcible set Vtune to VCC temporarily to prevent the PLL circuit from deadlocking. (This function is called a deadlock clear circuit.)

Pin states during a power-on reset


## Sample Application Circuit

1st IF: 10.7 MHz
Second mixer input: 10.25 MHz
2nd IF: 450 kHz


Microcontroller

Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

■ SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
■ In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

■ No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.

- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.

■ Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of October, 2000. Specifications and information herein are subject to change without notice.


[^0]:    —: No sensitivity rating (not guaranteed)
    ( ): Rated value (reference value)

