

LC72144M

PLL Frequency Synthesizer



Overview

The LC72144M is an electronic tuning PLL frequency synthesizer for use in car and home products, and allows high-performance multifunction tuners to be implemented easily, since it includes an A/D converter, a high-speed lockup circuit, and a crystal oscillator circuit that support AM up-conversion.

Features

- High-speed programmable dividers for
 - 10 to 160 MHz on FMIN using pulse swallower
 - 0.5 to 40.0 MHz on AMIN using pulse swallower and direct division
- General-purpose counters
 - HCTR for 0.4 to 25.0 MHz frequency measurement
 - LCTR for 10 to 500 kHz frequency measurement and 4.0 Hz to $20\times10^3\,\text{Hz}$ period measurement
- 4.5, 7.2, 10.25 or 10.35 MHz crystal
- Twelve selectable reference frequencies (1, 3^{*2}, 5, 9^{*2}, 10, 3.125, 6.25, 12.5, 25, 30^{*2}, 50 and 100^{*1} kHz)
 - Note: 1. Not supported when a 10.35 or 10.25 MHz crystal oscillator is used.
 - 2. Not supported when a 10.25 MHz crystal oscillator is used.
- Phase comparator
 - Insensitive band control
 - Unlock detection
 - Sub-charge pump for high-speed locking
 - Deadlock clear circuit
- A/D converter: 6 bits, 2 inputs
- Serial data input and output
- Supports control and communication in the CCB format
- Power-on reset circuit
- On-chip crystal oscillator output buffer
- Inputs/outputs (using six general-purpose input/output ports)
- Operating ranges
 - Power-supply voltage: 4.5 to 5.5 V
 - Operating temperature: –40 to 85°C
- Package: MFP24S
 - CCB is a trademark of SANYO ELECTRIC CO., LTD.
 - CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.

Package Dimensions

unit: mm

3112-MFP24S



Pin Assignment



Block Diagram



A05644

Specifications

Absolute Maximum Ratings at $Ta=25^{\circ}C,\,V_{SS}$ = 0 V

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{DD} max	V _{DD}	-0.3 to +7.0	V
	V _{IN} 1 max	CE, CL, DI	-0.3 to +7.0	V
Maximum input voltage	V _{IN} 2 max	XIN, FMIN, AMIN, HCTR/I-6, LCTR/I-7, I/O-0, I/O-4, I/O-5, ADC0, ADC1	–0.3 to V _{DD} + 0.3	V
	V _{IN} 3 max	I/O-1 to I/O-3	-0.3 to +15	V
	V _O 1 max	DO	-0.3 to +7.0	V
Maximum output voltage	V _O 2 max	XOUT, I/O-0, I/O-4, I/O-5, PD0, PD1, PDS, XBUF	-0.3 to V _{DD} + 0.3	V
	V _O 3 max	I/O-1 to I/O-3	-0.3 to +15	V
	I _O 1 max	I/O-0, I/O-4, I/O-5, XBUF	0 to 3.0	mA
Maximum output current	I _O 2 max	DO	0 to 6.0	mA
	I _O 3 max	I/O-1 to I/O-3	0 to 10	mA
Allowable power dissipation	Pd max	Ta ≤85°C	220	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

Note: A capacitor of at least 2000 pF must be inserted between the power supply, V_{DD} , and V_{SS} .

Allowable Operating Ranges at Ta = –40 to $85^\circ C,\,V_{SS}$ = 0 V

Parameter	Symbol	Conditions	min	typ	max	Unit
Supply veltage	V _{DD} 1	V _{DD}	4.5		5.5	N
Supply voltage	V _{DD} 2	V _{DD} : Serial data hold voltage	2.0			
	V _{IH} 1	CE, CL, DI, I/O-1 to I/O-3	2.2		6.5	V
Input high-level voltage	V _{IH} 2	I/O-0, I/O-4, I/O-5, HCTR/I-6, LCTR/I-7			V _{DD}	V
	V _{IH} 3	LCTR/I-7: Pulse waveform, *1	2.2		V _{DD}	V
	V _{IL} 1	CE, CL, DI, I/O-0 to I/O-5, HCTR/I-6, LCTR/I-7	0		0.8	V
Input low-level voltage	V _{IL} 2	LCTR/I-7: Pulse waveform, *1	0		0.8	V
	V _O 1	DO	0		6.5	V
	V _O 2	I/O-1 to I/O-3	0		13	V
	f _{IN} 1	XIN: Sine wave, capacitor coupled	1.0		8.0	MHz
	f _{IN} 2	FMIN: Sine wave, capacitor coupled	10		160	MHz
Input fraguanau	f _{IN} 3	AMIN: Sine wave, capacitor coupled	0.5		40	MHz
input requency	f _{IN} 4	HCTR/I-6: Sine wave, capacitor coupled	0.4		25	MHz
	f _{IN} 5	LCTR/I-7: Sine wave, capacitor coupled	10		500	kHz
	f _{IN} 6	LCTR/I-7: Pulse waveform, DC coupled, *1	4.0		$20 imes 10^3$	Hz
Guaranteed crystal	Xtal1	XIN, XOUT: CI \leq 120 Ω	4.0		7.0	MHz
oscillator ranges	Xtal2	XIN, XOUT: CI \leq 50 Ω	7.1		10.5	MHz
	V _{IN} 1	XIN	200		1500	mVrms
	V _{IN} 2-1	FMIN: 10 ≤ f < 130 MHz, *2	40		1500	mVrms
	V _{IN} 2-2	FMIN: 130 ≤ f < 160 MHz, *2	70		1500	mVrms
	V _{IN} 3-1	AMIN: 2 ≤ f < 25 MHz, *2	40		1500	mVrms
	V _{IN} 3-2	AMIN: 25 ≤ f < 40 MHz, *2	70		1500	mVrms
Input emplitudes	V _{IN} 3-3	AMIN: 0.5 ≤ f < 2.5 MHz, *2	40		1500	mVrms
Input amplitudes	V _{IN} 3-4	AMIN: $2.5 \le f \le 10$ MHz, *2	70		1500	mVrms
	V _{IN} 4-1	HCTR/I-6: 0.4 ≤ f ≤ 25 MHz, *3	40		1500	mVrms
	V _{IN} 4-2	HCTR/I-6: 8 ≤ f ≤ 12 MHz, *4	70		1500	mVrms
	V _{IN} 5-1	LCTR/I-7: 10 ≤ f < 400 kHz, *3	40		1500	mVrms
	V _{IN} 5-2	LCTR/I-7: 400 ≤ f < 500 kHz, *3	20		1500	mVrms
	V _{IN} 5-3	LCTR/I-7: 400 ≤ f < 500 kHz, *4	70		1500	mVrms
Input voltage range	V _{IN} 6	ADC0, ADC1	0		V _{DD}	V

Note: 1. Period measurement

Period measurement
 Refer to the item on the structure of the programmable divider.
 Serial data: CTC = 0
 Serial data: CTC = 1

Parameter	Symbol		Conditions	min	typ	max	Unit
Data setup time	t _{SU}	DI, CL: *1		0.45			μs
Data hold time	t _{HD}	DI, CL: *1		0.45			μs
Clock low-level time	t _{CL}	CL: *1		0.45			μs
Clock high-level time	t _{CH}	CL: *1		0.45			μs
CE wait time	t _{EL}	CE, CL: *	1	0.45			μs
CE setup time	t _{ES}	CE, CL: *	1	0.45			μs
CE hold time	t _{EH}	CE, CL: *	1	0.45			μs
Data latch change time	t _{LC}	*1				0.45	μs
Data output timo	t _{DC}	DO, CL	Differs depending on the values of			0.2	μs
	t _{DH}	DO, CE	, CE board capacitances. *1			0.2	μs

Note: Refer to the serial data timing.

Electrical Characteristics for the Allowable Operating Ranges

Parameter	Symbol	Conditions		min	typ	max	Unit
	R _f 1	XIN			1.0		MΩ
	R _f 2	FMIN			500		kΩ
Built-in feedback resistors	R _f 3	AMIN			500		kΩ
	R _f 4	HCTR/I-6		250		kΩ	
	R _f 5	LCTR/I-7			250		kΩ
Hysteresis	V _{HIS}	CE, CL, DI, LCTR/I-7			0.1 V _{DD}		V
			I _O = -0.5 mA	V _{DD} – 0.5			V
High-level output voltage	V _{OH} 1	PD0, PD1, PDS, I/O-0, I/O-4, I/O-5	I _O = -1 mA	V _{DD} – 1.0			V
			I _O = -2 mA	V _{DD} - 2.0			V
	V _{OH} 2	XBUF	l _O = -0.5 mA	V _{DD} – 1.5			V
			l _O = 0.5 mA			0.5	V
	V _{OL} 1	PD0, PD1, PDS, I/O-0, I/O-4, I/O-5	I _O = 1 mA			1.0	V
			I _O = 2 mA			2.0	V
	V _{OL} 2	XBUF	l _O = 0.5 mA			1.5	V
Low-level output voltage			I _O = 1 mA			0.2	V
	V 2	I/O-1 to I/O-3	l _O = 2.5 mA			0.5	V
	V _{OL} 3		I _O = 5 mA			1.0	V
			I _O = 9 mA			1.8	V
	V _{OL} 4	DO: I _O = 5 mA			1.0	V	
	I _{IH} 1	CE, CL, DI: V _I = 6.5 V	CE, CL, DI: V _I = 6.5 V				μA
	I _{IH} 2	I/O-1 to I/O-3: V _I = 13 V				5.0	μA
High-level input current	I _{IH} 3	I/O-0, I/O-4, I/O-5, ADC0, ADC1, HCT VI = V _{DD}	R/I-6, LCTR/I-7:			5.0	μΑ
	I _{IH} 4	$XIN: V_I = V_{DD}$		2.0		11	μA
	I _{IH} 5	FMIN, AMIN: $V_I = V_{DD}$		4.0		22	μA
	I _{IH} 6	HCTR/I-6, LCTR/I-7: V _I = V _{DD}		8.0		44	μA
	I _{IL} 1	CE, CL, DI: V ₁ = 0 V				5.0	μA
	I _{IL} 2	I/O-0, to I/O-3: V _I = 0 V				5.0	μA
Low-level input current	I _{IL} 3	I/O-0, I/O-4, I/O-5, ADC0, ADC1, HCT $V_I = 0 V$	R/I-6, LCTR/I-7:			5.0	μΑ
	I _{IL} 4	$XIN: V_I = 0 V$		2.0		11	μA
	I _{IL} 5	FMIN, AMIN: $V_I = 0 V$		4.0		22	μA
	I _{IL} 6	HCTR/I-6, LCTR/I-7: V _I = 0 V		8.0		44	μA
Output off leakage current	I _{OFF} 1	I/O-1 to I/O-3: V _O = 13 V				5.0	μA
Output on leakage current	I _{OFF} 2	DO: V _O = 6.5 V				5.0	μA

Parameter	Symbol	Conditions	min	typ	max	Unit
High-level 3-state off leakage current	I _{OFFH}	PD0, PD1, PDS: V _O = V _{DD}		0.01	200	nA
Low-level 3-state off leakage current	I _{OFFL}	PD0, PD1, PDS: V _O = 0 V		0.01	200	nA
Input capacitance	C _{IN}	FMIN		6		pF
A/D converter linearity error	Err	ADC0, ADC1	-0.5		+0.5	LSB
Bull down transister on registered	Rpd1	FMIN	80	200	600	kΩ
	Rpd2	AMIN	80	200	600	kΩ
	I _{DD} 1	V_{DD} : Xtal = 10.35 MHz, f _{IN} 2 = 160 MHz, V _{IN} 2 = 70 mVrms, f _{IN} 4 = 25 MHz, V _{IN} 4 = 40 mVrms		10	15	mA
Current drain	I _{DD} 2	V _{DD} : PLL block stopped (PLL INHIBIT), Xtal oscillator operating (Xtal = 10.35 MHz)		0.5	1.5	mA
	I _{DD} 3	V _{DD} : PLL block stopped, Xtal oscillator stopped			10	μA

Serial Data Timing



When CL is stopped at the low level



When CL is stopped at the high level

Pin Functions

Pin No.	Symbol	Туре	Function	Pin circuit	
24 1	XIN XOUT	Xtal oscillator	Crystal oscillator connection (4.5, 7.2, 10.25, or 10.35 MHz)	A05647	
16	FMIN	Local oscillator signal input	FMIN is selected when DVS in the serial data input is set to 1. The input frequency range is 10 to 160 MHz. The signal is transmitted to the swallow counter. The divisor can be set to a value in the range 272 to 65,535.	A05648	
15	AMIN	Local oscillator signal input	 AMIN is selected when DVS in the serial data input is set to 0. When SNS in the serial data input is set to 1: The input frequency range is 2 to 40 MHz. The signal is transmitted to the swallow counter. The divisor can be set to a value in the range 272 to 65,535. When SNS in the serial data input is set to 0: The input frequency range is 0.5 to 10 MHz. The signal is transmitted to the 12-bit programmable divider. The divisor can be set to a value in the range 4 to 4,095. 	A05649	
2	CE	Chip enable	This pin must be set high during serial data input (DI) to the LC72144M, or during serial data output (DO).	D	
4	CL	Clock	Used for data synchronization during serial data input (DI) to the LC72144M, or during serial data output (DO).	D	
3	DI	Input data	Used to input serial data transferred to the LC72144M from the controller.	A05652	
5	DO	Output data	Used to output serial data transferred the controller from the LC72144M.	A05653	
17	V _{DD}	Power supply	The LC72144M power supply connection. Provide a voltage between 4.5 and 5.5 V when the PLL circuit is in operation. The power on reset circuit operates when power is first applied.	_	
19	V _{SS}	Ground	The LC72144M ground connection.	—	
9 8 23	I/O-1 I/O-2 I/O-3	General-purpose I/O ports	General-purpose I/O ports The output circuits are open-drain circuits. I/O-1 and I/O-2 are set to be input ports after the power on reset. I/O-3 becomes an output port fixed at the low level. These pins are switched between input and output by the I/O-1 to I/O-3 bits in the serial data transferred from the controller.	A05654	
12 14 13	I/O-0 I/O-4 I/O-5	General-purpose I/O ports	General-purpose I/O ports The output circuits are complementary circuits. These ports are set to be input ports after the power on reset. These pins are switched between input and output by the I/O-0, I/O-4, and I/O-5 bits in the serial data transferred from the controller.	A05655	

Pin No.	Symbol	Туре	Function	Pin circuit
7 6	ADC0 ADC1	A/D converter input	A/D converter inputs 6-bit successive-approximation A/D converter See the item on the structure of the A/D converter for details.	
21 18	PD0 PD1	Main charge pump output	PLL charge pump output A high level is output from the PD0 pin when the frequency created by dividing the local oscillator frequency by N is higher than the reference frequency. A low level is output when the frequency is lower. The pin goes to the high-impedance state when the frequencies agree.	
			The PDT pin operates in the same manner.	
20	PDS	Sub-charge pump output	A high-speed lockup circuit can be formed by using this pin in combination with the main charge pump. See the item on the structure of the charge pump for details.	
11	HCTR/I-6	General-purpose counter	 HCTR is selected when the CTS1 bit in the serial data is set to 1. The input frequency range is 0.4 to 25 MHz. The signal passes through a divide-by-2 circuit and then is input to a general-purpose counter. An integrating count can also be performed. The result of the count is output from the MSB of the general-purpose counter through the DO output pin. See the item on the structure of the general-purpose counter for details. When the serial data H/I-6 bit is set to 0: This pin functions as an input port, and its state is output from the DO output pin. 	A05659
10	LCTR/I-7	General-purpose counter	 LCTR is selected when the CTS1 bit in the serial data is set to 0. When the CTS0 bit in the serial data is set to 1: The circuit switches to frequency measurement mode. The input frequency range is 10 to 500 kHz. The signal is input directly to the general-purpose counter without passing through the divide-by-2 counter. The result of the count is output from the MSB of the general-purpose counter through the DO output pin. When the CTS0 bit in the serial data is set to 0: The circuit switches to period measurement mode. The input frequency range is 4 Hz to 20 kHz. The measurement period can be set to be 1 or 2 periods. The result of the count is output from the MSB of the general-purpose counter through the DO output pin. See the item on the structure of the general-purpose counter for details. When the L/I-7 bit in the serial data is set to 0. This pin functions as an input port, and its state is output from the DO output pin. 	A05660
22	XBUF	Xtal oscillator buffer	Output buffer for the crystal oscillator circuit. If the XB bit in the serial data is set to 1, the output buffer operates and the crystal oscillator signal (a pulse waveform) is output. If XB is 0, this pin outputs a low level. (Since XB is set to 0 after the power on reset, the output will be fixed at the low level.)	

Serial Data Input and Output Methods

Data is input and output using the CCB (computer control bus) format, which is Sanyo's audio LSI serial bus format.



1. Serial data input (IN1/IN2)



A05663

2. Serial data output (OUT)



Note: 1. Since the DO pin is an n-channel open drain output, the data value transition time will differ depending on the value of the pull-up resistor and the printed circuit board capacitance values.

2. The DO pin is normally open.

Structure of the DI Control Data

1. IN1



2. IN2



Control Data Functions

No.	Control section/ data				Fun	ction	Related data
		Data that sets differs depend	the program ing on the D	nmable c VS and	livider's divisor. It SNS bits. (X: dor	is a binary value and P15 is the MSB. The LSB 't care)	
		DVS	SN	IS	LSB	Divisor setting (N)	
		1	×	[P0	272 to 65535	
		0	1		P0	272 to 65535	
	Brogrommobio	0	0		P4	4 to 4095	
	divider data	Note: When F	4 is the LSE	3, P0 to I	P3 are ignored.	11	
(1)	P0 to P15, DVS, SNS	These bits sele	ect the signa ge.	al input p	in (FMIN or AMIN	${\sf I})$ for the programmable divider and switch the input	
		DVS	SN	IS	Input port	Input frequency range (MHz)	
		1	×	(FMIN	10 to 160	
		0	1		AMIN	2 to 40	
		0	0		AMIN	0.5 to 10	
		Note: See the	"Programm	able Div	ider Structure" ite	m for details.	
		Data that cont	rols the sub-	change	pump		
	(2) Sub-charge pump control data PDC0, PDC1	PDC1	PD	C0		Sub-charge pump state	
		0	×	[High impedance	9	
(2)		1	0		Charge pump o	perates (when unlocked)	UL0, UL1, DLC
		1	1		Charge pump o	perates (normal operation)	
		Note: The sub PD1 pin See the	o-charge pur is (the main item on the	np can f charge j structur	orm a high-speed oump). e of the charge p	l lockup circuit when combined with the PD0 and ump for details.	
		Data that selee	cts the refer	ence free	quency (fref)		
		R3	R2	R1	R0	Reference frequency (kHz)	
		0	0	0	0	100*1	
		0	0	0	1	50	
		0	0	1	0	25	
		0	0	1	1	25	
		0	1	0	0	12.5	
		0	1	0	1	6.25	
		0	1	1	0	3.125	
	Deferrer	0	1	1	1	3.125	
(3)	divider data	1	0	0	0	10	
(3)	R0 to R3	1	0	0	1	9 ^{*2}	
		1	0	1	0	5	
		1	0	1	1	1	
		1	1	0	0	3*2	
		1	1	0	1	30*2	
		1	1	1	0	*3, PLL inhibited and crystal oscillator stopped	
		1	1	1	1	*3, PLL inhibited	
		Note: 1. Can 2. Can 3. PLL The grou	not be used not be used inhibit (back programma nd. The cha	when th when th tup mode ble divide rge pum	e crystal oscillato e crystal oscillato e) er block is stoppe p output goes to t	r frequency is 10.25 or 10.35 MHz. r frequency is 10.25 MHz. d and FMIN and AMIN are both pulled down to the floating state.	

No.	Control section/ data					Function		Related data		
		Data that de	termines the I	DO and	I/O-5 pin o	outputs				
			DT1			DO	I/O-5			
		0	0	0	Low	when unlocked				
		0	0	1	end-	AD	*2			
		0	1	0	end	UC	- OUT5 flag ^{*2}			
		0	1	1	IN*1					
		1	0	0	Ope	n				
		1	0	1	end	AD	Low when unlocked*2			
		1	1	0	end-	UC	Low when unlocked -			
		1	1	1	IN*1					
(4)	Control data for the DO and I/O-5 pins	Note: end-A end-L DO	JC: General-p	urpose c		Inversion completion		OUT5		
	ULD, DTO,		1/0-1, 1/0-2, 1/0-5							
	DT1, IL0, IL1 (I-1 charge) A05667									
		Note: 1.								
			IL1		L0	IN stat	e			
			0		0	Open				
			0		1	I-1 (pin state)				
			1		0	I-2 (pin state)				
			1		1	DO goes low when I-1 c	hanges.			
		Ho	owever, this pi	n becom	ies open i	f the I/O-1 and I/O-2 pins a	are specified to be output ports.			
		2. Inv	/alid if the I/O	-5 pin is	specified	to be an input port.				
		Note: Cann (Refe	ot be used wh rence divider:	en the c When R	rystal osc 3 = R2 =	illator is stopped. (The DC R1 = 1, and R0 = 0)) pin will not change state.)			
		A/D converte ADS = 1: Res = 0: Res	r conversion s sets and starts sets the A/D c	start data the A/D onverter	a) converte	ır				
		ADI1	ADI	0		AD inpu	ut pin			
	A/D converter	1	1		Stopped					
(5)	control data	1	0		ADC0					
	ADS, ADIO, ADI1	0	1		ADC1					
		0	0		ADC0, A	DC1				
		If ADC0 and ADC0 first, the See the item	ADC1 are spe en ADC1. on the structu	ecified fo	r AD inpu A/D conv	t at the same time, conver verter for details.	sions are performed in the order			

No	Control section/ data			Functio	'n			Related data
		Data that selects	the input pin (H	CTR or LCTR) for the	general-purp	ose counter		
		CTS1	CTS0	Input pi	n	Me	asurement mode	
		1	×	HCTR			Frequency	
		0	1	LCTR			Frequency	
		0	0 0 LCTR Period					
	General- purpose	Bata that specifies the start of a general-purpose counter measurement operation CTE = 1: Count start = 0: Count reset Data that determines the general-purpose counter measurement time (in frequency mode) and number of periods (in period mode)						
(6)	data			Frequency mea	surement mo	ode		H/I-6 /I-7
	CTS0, CTS1,	GT1	GT0	Measurement time	Wait tim	ne (ms)	Period measurement	1010, 211
	CTE, GT0, GT1			(ms)	CTP = 0	CTP = 1	mode	
	CTP, CTC	0	0	4	3 to 4	1 to 2	1 period	
		0	1	8	3 to 4	1 to 2	1 period	
		1	0	32	7 to 8	1 to 2	2 periods	
		1	1	64	7 to 8	1 to 2	2 periods	
(7)	I/O port control data I/O-0 to I/O-5	Data that specifie Data value = 0: I = 1: 0 Note: I/O-0, I/O-	OUT0 to OUT5, ULD					
		I/O-3 is se	et to function as a	an output port after the	power on re	set.		
(8)	Output port data OUT0 to OUT5	Data that determ Data value = 1: 0 = 0: L Note: This data unlock sta	s an input port or as an	I/O-0 to I/O-5, ULD				
(9)	General- purpose counter input control data H/I-6, L/I-7	Data that sets the H/I-6 = 0: I-6 (inp = 1: HCTR L/I-7 = 0: I-7 (inp = 1: LCTR (e general-purpos out port) (general-purpos ut port) (general-purpose	se counter pins to func e counter) e counter)	tion as input	ports		CTS0, CTS1
(10	Unlock detection data UL0, UL1	Data that selects If a phase error in considers a phase (DO or I/O-5) is s UL1 0 0 1 1	ULD, DT0, DT1					

No.	Control section/ data		Function					
		Data that selects	the crystal oscilla	ator element				
		XS1	XS0	Xtal OSC				
		0	0	4.5 MHz				
		0	1	7.2 MHz				
	Crystal	1	0	10.25 MHz				
(11)		1	1	10.35 MHz			R0 to R3	
	ASU, AST, AB	Note: The 10.25	MHz setting is se	elected after the power	on reset.			
		Data that controls XB = 0: Buffer ou = 1: Buffer ou Note: Turn off th	s the crystal oscill ttput off (This moo ttput on e XBUF output in	ator element buffer out de is selected after the FM reception mode (P	put power on reset.) D0 pin used).			
		Data that controls	s the phase comp	arator dead band				
		DZ1	DZ0	Insensitive band	(dead zone) mode			
	Phase comparator control data	0	0	D	ZA			
(12)		0	1	D	ZB			
	DZ0, DZ1	1	0	D	ZC			
		1	1	D	ZD			
		Note: DZA is sel	ected after power	-on reset.				
(13)	Charge pump control data DLC	Data that forces t DLC = 1: Low lev = 0: Normal Note: If a deadlo becoming then settin This data i						
(14)	LSI test data TEST0, TEST1, TEST2	Data that controls This data must al TEST0 = 0 TEST1 = 0 TEST2 = 0 Note: All the test						

Structure of the DO Output Data (Serial Data Output)

3. OUT



No.	Control section/ data	Function	Related data
(1)	I/O port data I0 to I7	 I/O port data: The I0 to I7 pins reflect the latched I/O-0 to I/O-7 I/O port pin states. Data is latched when data output mode is entered. The pin states are latched regardless of the input or output mode specification. Pin state = high: 1, low: 0 	I/O-0 to I/O-5, H/I-6, L/I-7
(2)	General- purpose counter binary data C0 to C19	Counter contents Bits C0 to C19 are the latched contents of the 20-bit binary counter. C0 is the LSB. C19: MSB C0: LSB	CTS0, CTS1, CTE
(3)	A/D converter ADC0 data AD00 to AD05	The result of A/D conversion of the signal input to the ADC0 pin is latched and output from the AD00 to AD05 pins AD05: MSB AD00: LSB	ADI0, ADI1, ADS
(4)	A/D converter data ADC1 data AD10 to AD15	The result of A/D conversion of the signal input to the ADC1 pin is latched and output from the AD10 to AD15 pins AD15: MSB AD10: LSB	ADI0, ADI1, ADS

Programmable Divider



\geq	DVS	SNS	Divisor setting (N)	Input frequency range	Input port
(A)	1	×	272 to 65535	10 to 160 MHz	FMIN
(B)	0	1	272 to 65535	2 to 40 MHz	AMIN
(C)	0	0	4 to 4095	0.5 to 10 MHz	AMIN

Note: X = don't care

	Minimum input sensitivity (f [MHz])				
	10 ≤ f< 130	130 ≤ f < 160			
	40 mVrms	70 mVrms			
	2 ≤ f < 25	25 ≤ f < 40			
(B) AIVIIN	40 mVrms	70 mVrms			
	0.5 ≤ f < 2.5	2.5 ≤ f < 10			
(C) Alvin	40 mVrms	70 mVrms			

General-Purpose Counter

The LC72144M includes a general-purpose 20-bit binary counter whose value can be read out from the DO pin, MSB first.



When using this counter for frequency measurement, one of four measurement times (4, 8, 32, or 64 ms) is selected by GT0 and GT1. The frequency input to either the HCTR or the LCTR pin can be measured by determining the number of pulses input to the counter during the measurement period.

This counter can be used to measure the period of the signal input to the LCTR pin by determining how many cycles of a reference signal (900 kHz) are input to the counter during one or two periods of the LCTR pin signal.

Check Signal Frequency

				10.35	6 MHz
Xtal OSC	4.5 MHz	7.2 MHz	10.25 MHz	fref = 30, 9, 3 kHz	fref: A frequency other than 3, 9, or 30 kHz
Check signal	900 kHz	900 kHz	1025 kHz	1030 kHz	1150 kHz

\sim	CTS1	CTS0	Input pin	Measurement mode	Frequency range	Input sensitivity
S1	1	×	HCTR	Frequency	0.4 to 25.0 MHz	40 mVrms*
S2	0	1	LCTR	Frequency	10 to 500 kHz	40 mVrms*
S3	0	0	LCTR	Period	4.0 to 20×10^3 Hz	(pulse)

Note: * CTC = 0: 40 mVrms

CTC = 1: 70 mVrms

However, the frequency ranges will be as follows when CTC is 1.

HCTR: 8 to 12 MHz, LCTR: 400 to 500 kHz

The CTC data is input sensitivity switching data, and the input sensitivity is degraded when CTC is set to 1.

	HCTR: Minimum input sensitivity rating [f (MHz)]			LCTR: Minimum input sensitivity rating [f (kHz)]	
CTC	0.4 ≤ f < 8	8 ≤ f < 12	12 ≤ f < 25	10 ≤ f < 400	$400 \le f < 500$
0 (normal mode)	40 mVrms	40 mVrms (1 to 10 mVrms)	40 mVrms	40 mVrms	20 mVrms (0.1 to 3 mVrms)
1 (degraded mode)	—	70 mVrms (30 to 40 mVrms)	—	—	70 mVrms (10 to 15 mVrms)

Not stipulated (not included in device guarantee)
 (): Actual performance estimates (reference values)

The CTP data determines the state of the general-purpose counter input pin (HCTR/LCTR) when the general-purpose counter is reset (CTE = 0).

CTP = 0: The general-purpose counter input pin is pulled down.

= 1: The wait time is shortened to 1 to 2 ms by not pulling down the general-purpose counter input pin.

If CTP is set to 1, is must be set to 1 at least 4 ms before a count start (CTE = 1) is issued.

CTP must be set to and left at 0 if the counter is not used.

	GT0	Frequency mea			
GT1		Measurement time (ms)	Wait time (ms)		Period measurement mode
			CTP = 0	CTP = 1	mode
0	0	4	3 to 4	1 to 2	1 period
0	1	8	3 to 4	1 to 2	1 period
1	0	32	7 to 8	1 to 2	2 periods
1	1	64	7 to 8	1 to 2	2 periods

IF Counter Operation

Before starting a count operation with the general-purpose counter, reset that counter by setting CTE to 0.

A general-purpose counter count operation is started by setting the CTE bit in the serial data to 1. Although the serial data is loaded into the LC72144M internal registers by changing the level on the CE input pin from high to low, the input to the HCTR or LCTR pin must be provided within the wait period that follows the point when CE goes low at the latest.

Next, the count result in the general-purpose counter after the measurement completes must be read out in the period when CTE is 1, since the general-purpose counter is reset when CTE is set to 0.

Also note that although the signal input to the LCTR pin is transmitted directly to the general-purpose counter, the signal input to the HCTR pin is only transmitted to the general-purpose counter after first being divided by two internally. Thus the value of the result in the general-purpose counter is 1/2 the actual frequency of the signal input to the HCTR pin.



Integrating Count



A05673

Note: CTE: 0 \rightarrow General-purpose counter reset

• General-purpose counter start $1 \rightarrow$

 $1 \rightarrow \begin{cases} \bullet \text{ Centerarpulpose counter start} \\ \bullet \text{ Restarts on a new 1 setting} \\ \text{In integrated count mode, the count value is accumulated in the general-purpose counter.} \end{cases}$

Care is required to handle counter overflow.

Counter values: 0_H to FFFFF_H (1,048,575)

To implement the integrating count operation leave CTE set to 1. When the serial data (IN1) is transmitted again, the general-purpose counter will start to measure the input again and the result will be added to the count.

Structure of the A/D Converter

The A/D converter is a 6-bit successive-approximation converter with a conversion time of 0.56 ms. The full-scale input level (for a data value of $3F_H$) is (63/96) × V_{DD} .



A05674

ADI1	ADI0	Input pin		
1	1 Illegal value			
1	0	ADC0		
0	1	ADC1		
0	0	ADC0/ADC1		



A05675

Charge Pump



A05676

			_		
PDC1	PDC0	PDS (sub-charge pump state)		DLC	PD1, PD0, PDS
0	x	High impedance		0	Normal operation
1	0	Charge pump operates (when unlocked)		1	Forced to low
1	1	Charge pump operates (normal operation)	1		

When unlock is detected following a channel change, PDS (the sub-charge pump) operates. The value of R1 changes to R1M // R1S (R1S \approx 100 Ω), as shown in following figure, decreasing the low-pass filter time-constant and accelerating PLL locking.



The unlock detection data UL1 must be set to 1. The unlock detection range will be set to $\pm 0.5 \ \mu s$ or $\pm 1 \ \mu s$. If a phase difference in excess of these values is detected the circuit will go to the unlock state and the sub-charge pump will operate. When the circuit approaches the lock state and the phase difference falls under the unlock detection range, the sub-charge pump operation will stop, i.e., the sub-charge pump will go to the high impedance state.

Others

DZ1	DZ0	Dead zone mode Charge pump		Dead zone
0	0	DZA	ON/ON	0 s
0	1	DZB	ON/ON	-0 s
1	0	DZC	OFF/OFF	+0 s
1	1	DZD	OFF/OFF	+ +0 s

1. Notes on the phase comparator dead zone

Cases where the charge pump is in the ON/ON state require special care during system design since the charge pump outputs correction pulses even when the PLL is locked and it is easy for the loop to become unstable. The following problems may occur in the ON/ON state.

① Sidebands may be generated by reference frequency leakage.

② Sidebands may be generated by low frequency leakage due to the correction pulse envelope.

The settings that have a dead zone (the OFF/OFF settings) provide good loop stability, but it is hard to achieve a good C/N ratio with these settings. Inversely, the settings with no dead zone (the ON/ON settings) allow a high C/N ratio to be achieved but it is hard to achieve good loop stability with these settings.

Therefore, it can be effective to select either the DZA or DZB setting, i.e., a setting which has no dead zone, when an S/N ratio of between 90 and 100 dB or higher is required in FM mode, or when the AM stereo pilot margin needs to be increased. However, in cases where such a high FM S/N ratio is not required and where an adequate AM stereo pilot margin can be achieved or AM stereo is not used, either the DZC or DZD setting, i.e., a setting which has a dead zone, should be selected.

Dead Zone Definition

The phase comparator compares fp with a reference frequency (fr) as shown in Figure 1. Figure 2 shows the characteristics of an ideal phase comparator, which outputs an output voltage (A) that is proportional to the phase difference ø. However, in an actual IC, a region (dead zone) in which minute phase differences cannot be detected occurs due to internal circuit delays and other factors (B). To implement an end product with a high S/N ratio, the dead zone should be as small as possible.

However, there are cases where a larger dead zone can make a popularly-priced model easier to use. This is because it is possible for RF leakage from the mixer to the VCO to modulate the VCO in popularly-priced models when a strong RF input is applied. When the dead zone is small an output that compensates for this problem is generated, and this output may itself modulate the VCO and generate beating with the RF frequency.



Figure 1

A05678



A05679

Figure 2

2. Notes on the FMIN, AMIN, HCTR/I-6, and LCTR/I-7 Pins

The coupling capacitors must be placed as close to the pin as possible. A capacitance of about 100 pF is desirable. In particular, only use capacitances of under 1000 pF with the HCTR/I-6, and LCTR/I-7 pins. Large capacitances will increase the time required for the pin to reach the bias level and, depending on the relationship with the wait time, may cause counting errors.

3. Notes on IF counting \rightarrow SD must be used together with IF counting

When using the general-purpose counter for IF counting, always use the IF-IC SD (station detect) signal. The microcontroller should first check for the presence of the SD signal, and then turn on the IF count buffer only if that signal is present to perform an IF count. Techniques that use only an IF count to implement an autosearch function are dangerous because they may stop at frequencies that do not have a station due to leakage from the IF count buffer.

4. Using the DO pin

In modes other than data output mode, the DO pin is also used for counter completion, unlock detection, and for checking for changes in the input pin.

The state of the input pin (I/O-1, I/O-2) can be input to the controller directly through the DO pin.

5 Notes on using XBUF

When the XBUF output is turned on (when AM up-conversion is used), since the XBUF signal leaks into adjacent pins, the pins PD0 and I/O-3, which are adjacent to XBUF, must not be used for AM reception control. Use the PD1 pin for the AM reception charge pump. Turn off the XBUF output (by setting the XB data to 0) when using PD0 and I/O-3 for FM reception control.

6 Power supply pins

To exclude noise, a capacitor of at least 2000 pF must be inserted between the power supply V_{DD} and V_{SS} lines. Locate this capacitor as close to the chip's V_{DD} and V_{SS} pins as possible.

Pin States at Power On and Reset



F: Floating L: Low A05680

Application System Example



A05681

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of August, 1997. Specifications and information herein are subject to change without notice.