NEC ELECTRONICS INC.

MAY 1999 TRQ-99-05-323

QUARTERLY MICROPROCESSOR/MICROCOMPUTER RELIABILITY REPORT

This report contains reliability data on microprocessor and microcomputer devices fabricated at NEC Roseville and assembled at NEC Roseville or NEC Singapore.

(Signatures on file)

Prepared by Approved by
D. Yee M. Mahal
RQC Dept. RQC Dept.
Roseville Mfg. Roseville Mfg.

Please refer all inquiries to: NEC Electronics Inc. Attn: Reliability and Quality Assurance Department 7501 Foothills Boulevard Roseville, CA 95747 Tel. (916) 786-3900

The information in this document is subject to change without notice. No part of this document May be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which May appear in this document. NEC Corporation does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied, or otherwise, is granted under any patents, copyrights, or other intellectual property rights of NEC Corporation or others. While NEC Corporation has been making a continuous effort to enhance the reliability, of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, firecontainment, and anti-failure features. NEC devices are classified into the following three quality grades: "Standard," "Special," and "Specific." The Specific quality grade applies only to devices developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application. Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment, and industrial robots. Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment, and medical equipment (not specifically designed for life support). Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, and life-support systems or medical equipment for life support, etc. The quality grade of NEC devices is Standard unless otherwise specified in NEC's data sheets or data books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance. Anti-radioactive design is not implemented in this product.

NEC Electronics Inc. is dedicated to the **QCD** principle of providing the highest **Q**uality product at the lowest possible **C**ost with on-time **D**elivery to our customers.

Table of Contents

P	age
Failure Rate Prediction	. 3
Table 1. Reliability Tests	. 4
Table 2. Reliability Test Results	5
Table 3. HTB Life Test Summary and Failure Rate Predictions	6
Table 4. Other Life Test Summaries (HTSL, HHSL, T/H)	8
Table 5. Environmental and Mechanical Test Summaries (TS, T/C, PCT)	9
Table 6. Failure Summaries	. 10
Table 7. CMOS-4 Process Family, Quarterly Reliability Data (Jan-Mar 99)	. 11
Table 8. CMOS-5 Process Family, Quarterly Reliability Data (Jan-Mar 99)	. 11

Failure Rate Prediction

This report contains reliability test results of all microprocessor devices assembled in NEC Roseville that were subjected to routine Monitor Reliability Testing (MRT). It also contains failure rate predictions for these devices, calculated using the Arrhenius method shown below.

This report will be updated in September 1998.

When predicting the failure rate at a certain temperature from accelerated life test data, various values of activation energy, corresponding to failure mechanisms, should be considered. This procedure is done whenever exact causes of failures are known by performing failure analysis. In some cases, however, an average activation energy is assumed in order to accomplish a quick first-order approximation. NEC assumes an average activation energy of 0.7 eV for CMOS-4 and lesser technologies and 0.45 eV for CMOS-5 and greater technologies for such approximations. These average values have been assessed from extensive reliability test results and yield a conservative failure rate.

Since life testing at NEC is performed under high-temperature ambient conditions, the Arrhenius relationship is used to normalize failure rate predictions at a system operation temperature of 55°C. The Arrhenius model includes the effects of temperature and activation energy of the failure mechanisms. This model assumes that the degradation of a performance parameter is linear with time. The temperature dependence is taken to be an exponential function that defines the probability of occurrence.

The Arrhenius equation is:

$$A = \exp \frac{-E_A(T_{J1} - T_{J2})}{k(T_{J1})(T_{J2})}$$
 (1)

Where:

A \equiv Acceleration factor E_A \equiv Activation energy

T J₁ \equiv Junction temperature (in K) at T_{A1} = 55°C

T J₂ = Junction temperature (in K) at $T_{A2} = 125$ °C

k = Boltzmann's constant = $8.62 \times 10^{-5} \text{ eV/K}$

Because temperature dependence on power dissipation of a particular device type cannot be ignored, junction temperatures $(T_{J1} \ \text{and} \ T_{J2})$ are used instead of ambient temperatures $(T_{A1} \ \text{and} \ T_{A2})$. Also, thermal resistance of a particular device cannot be ignored. These two factors cannot be accounted for unless junction temperatures are used. We calculate junction temperatures using the following formula:

 $T_J = T_A + (Thermal Resistance) \ x \ (Power Dissipation at \ T_A)$ From the high-temperature operating life test results, the failure rates can be predicted at a 60% confidence level using the following equation:

$$L = \frac{X^2 \cdot 10^5}{2T}$$
 (2)

Where:

L \equiv Failure rate in %/1000 hours

 χ^2 = The tabular value of chi-squared distribution at a given confidence level and calculated degrees of freedom (2f + 2, where f = number of failures)

 $T \equiv T$ Number of equivalent device hours

= (Number of devices) x (number of test hours) x (acceleration factor)

Another method of expressing failures is as FIT (failures in time). One FIT is equal to one failure in 10^9 hours. Since L is already expressed as %/1000 hours (10^{-5} failure/hr), an easy conversion from %/1000 hours to FIT would be to multiply the value of L by 10^4 .

Example

A sample of 960 pieces was subjected to 1000 hours at 125°C burn-in. One reject was observed. Given that the acceleration factor was calculated to be 34.6 using equation (1), what is the failure rate, normalized to 55°C, using a confidence level of 60%? Express the failure rate in FIT.

Solution

For
$$n = 2f + 2 = 2(1) + 2 = 4$$
, $X^2 = 4.046$.

Then L =
$$\frac{X^2 \ 10^5}{2T}$$
 (%/1000H)
$$= \frac{X^2 \ 10^5}{2 \ (s.s.)(test \ hrs)(acc. \ factor)}$$

$$= \frac{(4.046) \ 10^5}{2(960)(1000)(34.6)}$$

$$= 0.0061 \ \%/1000H$$

= 0.0061 %/1000HTherefore, FIT = $(0.0061)(10^4) = 61$

Table 1. Reliability Tests

The major reliability tests performed by NEC consist of high-temperature bias (HTB), 85°C/85% relative humidity (T/H), high-temperature storage life (HTSL), and high-humidity storage life (HHSL) tests. Additionally, various environmental and mechanical tests are performed. This table shows the conditions of the various life tests, environmental tests, and mechanical tests.

Test Item	Symbol	MIL-STD 883C Method	Condition	Remarks
High-temperature bias	HTB	1005	$T_{A} = 125^{\circ}C,$	Note 1
life			$V_{CC} = 5.5 \text{ V}.$	
High-temperature storage life	HTSL	1008	$T_A = 150$ °C.	Note 1
Temperature and	T/H		$T_A = 85^{\circ}C$,	Notes 1, 2
humidity life			RH=85%.	
			$V_{DD} = 5.5 \text{ V}$, alternate	
			pin bias.	
High-humidity storage	HHSL		$T_A = 85^{\circ}C$	Notes 1, 2
life			RH = 85%.	
Pressure cooker	PCT		$T_{A} = 125^{\circ}C,$	Notes 1, 2
			RH = 100%	
			P = 2.3 atm.	
Temperature cycle	T/C	1010	−65° to 150°C, 1 hour/	Note 1
			cycle.	
Lead fatigue	LI	2004	125g (DIP) 250g (QFP),	Note 4
			three bends, 90°, without	
			breaking.	
Solderability	SD	2003	$T_A = 230$ °C, 5 sec, rosin-	Note 5
			based flux.	
Soldering heat	TS	Note 3	260°C, 10 sec, rosin	DIP
			based flux.	
			215°C VPS	PLCC
	=		235°C, IR reflow	QFP
Temperature cycle	=	1010	10 cycles, -65° to 150°C.	
Thermal shock		1011	15 cycles, 0° to 100°C.	Note 1

Notes:

- 1. Electrical test per data sheet is performed. Devices that exceed the data sheet limits are considered rejects.
- 2. Pretreatment as specified.
- 3. MIL-STD 750A, method 2031.
- 4. Broken lead is considered a reject.
- 5. Less than 95% coverage is considered a reject.

Table 2. Reliability Test Results

The reliability test results given in this report are representative of the following products fabricated in Roseville and assembled in Roseville or Singapore.

Fabricated in Rosevil	lle	Assembled in Roseville	
NMOS-4	D7720A D78H11	28-pin DIP	D7720AC D77C20AC D77C25C
CMOS-4 CX2	D17003AH		
	D6701	40-pin DIP	D70108C
	D70108	-	D70116C
	D77C20A		
	D77C25	68-pin PLCC	D70208L
	D7502A		D70216L
	D7503A		
	D75004	84-pin PLC	D70320L
	D75108A		D70325L
	D75304		D70335L
	D75306		
	D75308	64-pin QFP	D7502AGF
	D75312		D7503AGF
	D75316		D75304GF
	D75328		
	D17010	80-pin QFP	D75306GF
			D75308GF
CMOS-5 CX3:	D70208		D75312GF
	D70216		D75316GF
	D70322		
	D70325	Assembled in Singapore	
	D70335	00 1 077	
	D78C10	80-pin QFP	75216AGF
	D78C11A		75308GF
	D78C14		78C10AGF
	D78213	ca i LOED	50050DG
	D78234	64-pin LQFP	78352BG
	D78238		
	D78322		
	D937LH		

Table 3. HTB Life Test Summary and Failure Rate Predictions

This table summarizes the reliability test results of processes extensively used by most NEC microprocessor products. The failure rate predictions are based on both 125° C and 150° C high-temperature bias life test results. Failure rate predictions are shown for the current period of available data and for past periods of cumulative data.

μPD7720AC	Jan 88–Dec 98	(125°C)	448	520,000	0	17.9	9.3 x 10 ⁶	
(28-pin DIP)	(cumulative)	()					9.3 X 10°	
Process Type	Process Period	Ambient	Number	Accum,.	No. of	Accel.	Equiv.	Failure Rate, 55°C
• •		Temp.	of Devices	Device Hours	Failures	Factor (Note 1)	Device Hours	and 60% Confidence Level (Note 2)
NMOS-4	Jan 88– Mar 99	(125°C)	448	520,000	0	17.9	9.3 x 10 ⁶	0.0098 %/1000
Total	(cumulative)	(123 C)	110	320,000		17.5	9.3 X 10 ⁰	= 98.0 FIT
μPD77C20AC	Jul 90– Mar 99	(125°C)	432	432,000	0	32.6	1.41 x 10 ⁷	
(28-pin DIP)	(cumulative)	,					1.41 x 10	
μPD77C25C	Jul 90- Mar 99	(125°C)	96	96,000	0	32.6	3.13 x 10 ⁶	
(28-pin DIP)	(cumulative)						5115 H 10	
μPD70108C	Jan 90- Mar 99	(125°C)	24	24,000	0	32.6	7.82 x 10 ⁵	
(40-pin DIP)	(cumulative)							
μPD7503A	Jan 97– Mar 99	(125°C)	168	168,000	0	32.6	5.48 x 10 ⁶	
(64-pin QFP)	(cumulative)							
μPD75304	Apr 92– Mar 99	(125°C)	384	384,000	0	32.6	1.25 x 10 ⁷	
(80-pin QFP)	(cumulative)							
μPD75306	Apr 92– Mar 99	(125°C)	120	120,000	0	32.6	2.35 x 10 ⁶	
(80-pin QFP)	(cumulative)							
μPD75308	Jan 90– Mar 99	(125°C)	360	360,000	0	32.6	8.61 x 10 ⁶	
(80-pin QFP)	(cumulative)							
μPD75312	Jul 94– Mar 99	(125°C)	312	311,168	1	32.6	9.39 x 10 ⁶	
(80-pin QFP)	(cumulative)						_	
μPD75316	Jul 94– Mar 99	(125°C)	552	552,000	0	32.6	1.80 x 10 ⁷	
(80-pin QFP)	(cumulative)	(12 = 22 = 2)						
μPD17010	Oct 94– Mar 99	(125°C)	72	72,000	0	32.6	2.35 x 10 ⁶	
(80-pin QFP)	(cumulative)	(4.2.50.5)	2.1	24.000		22.5		
μPD78C10	Jan 92– Mar 99	(125°C)	24	24,000	0	32.6	7.82 x 10 ⁵	
(80-pin QFP)	(cumulative)							
Singapore Asser		(12505)		144000		1 22 5		
μPD75216	Jan 92– Mar 99	(125°C)	144	144,000	0	32.6	4.69 x 10 ⁶	
(80-pin QFP)	(cumulative)							
Singapore Asser		(12500)	120	120,000	Ι.	T 22.6		
μPD75308	Jan 92– Mar 99	(125°C)	120	120,000	0	32.6	3.91 x 10 ⁶	
(80-pin QFP)	(cumulative)							
Singapore Asser		(12590)	2000	2 912 169	1	22.6	7	0.00220/ /1000
CMOS-4 Total	Jan 89– Mar 99 (cumulative)	(125°C)	2808	2,812,168	1	32.6	9.17 x10 ⁷	0.0022%/1000 = 22FIT
μPD70208	Jan 92– Mar 99	(125°C)	748	736,000	0	11.3	227 126	- 22F11
(68-pin PLCC)	(cumulative)	(123 C)	/40	/30,000	0	11.3	805. x 10 ⁶	
«PD70216	Apr 93– Mar 99	(125°C)	936	936,000	0	11.3	1.06 107	
∞PD/0210 (68-pin PLCC)	(cumulative)	(123 C)	930	930,000		11.3	1.06 x 10 ⁷	
μPD70320	Jul 91– Mar 99	(125°C)	508	508,000	0	11.3	3.30 x 10 ⁶	
(84-pin PLCC)	(cumulative)	(123 C)	300	200,000		11.5	3.30 X 10 ⁰	
μPD70325	Jan 92– Mar 99	(125°C)	644	644,000	1	11.3	5.65 x 10 ⁶	
(84-pin PLCC)	(cumulative)	(125 0)		3,500		11.0	3.03 X 10 ⁹	

Table 3. HTB Life Test Summary and Failure Rate Predictions (continued)

Process Type	Process Period	Ambient Temp.	Number of Devices	Accum,. Device Hours	No. of Failures	Accel. Factor (Note 1)	Equiv. Device Hours	Failure Rate, 55°C and 60% Confidence Level (Note 2)
μPD70335 (84-pin PLCC)	Jan 94- Mar 99 (cumulative)	(125°C)	532	532,000	0	11.3	6.01 x 10 ⁶	
CMOS-5 Total	Apr 88– Mar 99 (cumulative)	(125°C)	3368	3,356,000	1	11.3	3.79 x 10 ⁷	0.0053%/1000H = 53FIT
μPD78352 (64-pin LQFP)	Oct 94– Mar 99 (cumulative)	(125°C)	192	192,000	0	_	_	
CMOS-8 Total	Oct 94– Mar 99 (cumulative)	(125°C)	192	192,000	0	-	-	Note 3

1. The acceleration factor was calculated using the Arrhenius mathematical model.

- 2. FIT was derived from HTB data for all available time periods.
- 3. Some of the above FIT rates were not calculated. Due to small sample sizes in these cases, the FIT rates would not be meaningful. NEC expects a FIT rate of less than 100 for micro device types (target not to exceed 150).

Table 4. Other Life Test Summaries (HTSL, HHSL, T/H)

This table summarizes the reliability test results of the different process types during 150°C/175°C/200°C storage and 85°C/85% RH storage and bias tests. The data is summarized for the current period of available data and for past periods of cumulative data.

			H	TSL Fai	lures		H	HSL Fail	lures	T/H Failures			
Process	Process			Hour	s			Hours				Hours	
Type	Period	Qty	168	500	1000	Qty	168	500	1000	Qty	168	500	1000
μPD7720AC	Jan 88- Mar 99	380	0	0	0	0	-	-	-	448	0	0	0
(28-pin DIP)	(cumulative)												
NMOS-4 Total	Jan 88- Mar 99	380	0	0	0	0	-	-	-	448	0	0	0
	(cumulative)												
μPD77C20AC	Jul 88- Mar 99	360	0	0	0	0	-	-	-	432	0	0	0
(28-pin DIP)	(cumulative)												
μPD77C25C	Jul 90- Mar 99	80	0	0	0	0	-	-	-	96	0	0	0
(28-pin DIP)	(cumulative)												
μPD70108C	Jan 90- Mar 99	20	0	0	0	0	-	-	-	24	0	0	0
(40-pin DIP)	(cumulative)												
μPD70116C	Jul 88- Mar 99	100	0	0	0	0	-	-	-	120	0	0	0
(40-pin QFP)	(cumulative)												
μPD7503A	Jul 90- Mar 99	180	0	0	0	0	-	-	-	216	0	0	0
(64-pin QFP)	(cumulative)	1							1				
μPD75304	Jan 90– Mar 99	324	0	0	0	0	-	-	-	380	0	0	2
(80-pin QFP)	(cumulative)	1							1				
μPD75306	Jul 88- Mar 99	80	0	0	0	0	-	-	-	96	0	0	0
(80-pin QFP)	(cumulative)												
μPD75308	Jul 90- Mar 99	300	0	0	0	0	-	-	-	384	0	0	0
(80-pin QFP)	(cumulative)												
uPD75312	Jan 90- Mar 99	260	0	0	0	1	_	-	-	312	0	0	1
(80-pin QFP)	(cumulative)												
μPD75316	Jul 88- Mar 99	500	0	0	1	0	-	-	-	520	0	1	0
(80-pin QFP)	(cumulative)												
μPD17010	Jul 90- Mar 99	40	0	0	0	0	-	-	-	72	0	0	0
(80-pin QFP)	(cumulative)												
μPD78C10	Jan 90- Mar 99	0	-	-	-	0	-	-	-	204	0	0	0
(80-pin QFP)	(cumulative)												
μPD75216	Jul 88- Mar 99	0	-	-	-	0	-	-	-	260	0	0	0
(80-pin QFP)	(cumulative)												
μPD75308	Jul 90- Mar 99	0	-	-	-	0	-	-	-	220	0	0	0
(80-pin QFP)	(cumulative)												
CMOS-4 Total	Jan 90– Mar 99	2244	0	0	1	0	-	-	-	3336	0	1	4
	(cumulative)												
μPD70208	Jul 88– Mar 99	604	0	0	0	0	-	-	-	620	0	0	0
(68-pin PLCC)	(cumulative)								1				
μPD70216	Jul 90– Mar 99	804	0	0	0	0	-	-	-	912	0	0	0
(68-pin PLCC)	(cumulative)								1	1	1		
μPD70320	Jan 90– Mar 99	476	0	0	0	0	-	-	-	528	0	0	0
(84-pin PLCC)	(cumulative)	1.0	1						1		1	_	-
μPD70325	Jul 88– Mar 99	584	0	0	0	0	-	-	-	692	0	0	0
(84-pin PLCC)	(cumulative)								1	1	1		
μPD70335	Jul 90– Mar 99	516	0	0	0	0	-	-	-	528	0	0	0
(84-pin PLCC)	(cumulative)		-									_	
CMOS-5 Total	Jul 88– Mar 99	2984	0	0	0	0	-	-	_	3280	0	0	0
	(cumulative)	2,01		Ü		Ü				2200	Ü		Ü
μPD78352	Jul 90– Mar 99	0	-	-	-	0	-	-	-	192	0	0	0
(64-pin LQFP)	(cumulative)	1				-		1		1	1	1	1

NEC Electronics Inc.

Roseville Manufacturing

CMOS-8 Total	Jan 90- Mar 99	0	-	-	-	0	-	-	-	192	0	0	0
	(cumulative)												Ì

Table 5. Environmental and Mechanical Test Summaries (TS, T/C, PCT)

Process	Process				T/C F	ailures		PCT Failure	es
Type	Period	Qty	TS Failures	Qty	100 Cycles	300 Cycles	Qty	96 Hours	102 Hours
μPD7720AC	Jan 88- Mar 99	261	0	380	0	0	380	0	0
(28-pin DIP)	(cumulative)								
NMOS-4	Jan 88- Mar 99	261	0	460	0	0	380	0	0
Total	(cumulative)								
μPD77C20AC	Jul 88– Mar 99	342	0	450	0	0	360	0	0
(28-pin DIP)	(cumulative)								
μPD77C25C	Jul 90– Mar 99	72	0	100	0	0	100	0	1
(28-pin DIP)	(cumulative)								
μPD70108C	Jan 90– Mar 99	18	0	24	0	0	20	0	0
(40-pin DIP)	(cumulative)								
μPD70116C	Jul 88– Mar 99	54	0	125	0	0	100	0	0
(40-pin DIP)	(cumulative)								
μPD7503A	Jul 90– Mar 99	90	0	225	0	0	180	0	0
(64-pin QFP)	(cumulative)								
μPD75304	Jan 90– Mar 99	234	0	400	0	0	320	0	0
(80-pin QFP)	(cumulative)								
μPD75306	Jul 88– Mar 99	54	2	125	0	0	100	0	0
(80-pin QFP)	(cumulative)								
μPD75308	Jul 90– Mar 99	224	0	350	0	0	300	0	0
(80-pin QFP)	(cumulative)								
μPD75312	Jan 90– Mar 99	162	0	300	0	1	240	0	0
(80-pin QFP)	(cumulative)						- 1 -	_	
μPD75316	Jul 88– Mar 99	332	0	500	0	0	400	0	0
(80-pin QFP)	(cumulative)							_	
μPD17010	Jul 90– Mar 99	54	0	75	0	1	60	0	0
(80-pin QFP)	(cumulative)							_	
μPD78C10	Jan 90– Mar 99	0	-	0	-	_	180	0	0
(80-pin QFP)	(cumulative)								
μPD75216	Jul 88– Mar 99	0	-	0	_	_	120	0	0
(80-pin QFP)	(cumulative)								
μPD75308	Jul 90– Mar 99	0	-	0	_	-	100	0	0
(80-pin QFP)	(cumulative)								
CMOS-4	Jan 90– Mar 99	1636	2	2674	0	2	2580	0	1
Total	(cumulative)								
μPD70208	Jul 88– Mar 99	324	1	800	0	1	600	0	0
(68-pin PLCC)	(cumulative)								
μPD70216	Jul 90– Mar 99	468	0	975	0	0	820	0	0
(68-pin PLCC)	(cumulative)								
μPD70320	Jan 90– Mar 99	180	1	525	0	3	419	0	0
(84-pin PLCC)	(cumulative)								
μPD70325	Jul 88– Mar 99	144	0	675	0	1	580	0	0
(84-pin PLCC)	(cumulative)								
μPD70335	Jul 90– Mar 99	306	0	600	0	1	460	0	0
(84-pin PLCC)	(cumulative)								
CMOS-5	Jul 88– Mar 99	1422	2	3575	0	6	2879	0	0
Total	(cumulative)								
μPD78352	Jul 90– Mar 99	0	0	60	0	0	180	0	0
(64-pin LQFP)	(cumulative)								
CMOS-8	Jan 90– Mar 99	0	0	60	0	0	180	0	0
Total	(cumulative)								

Table 6. Failure Summaries

CMOS-4

Test Item	Duration	Period	Failure
T/C	300 cyc.	Jul 94-Oct 94	1 PC DC Failure
T/C	300 cyc.	Jan 95-Mar 95	1 PC DC Failure
PCT	192 hrs.	Jan 92–Apr 92	1 PC DC Failure
НТВ	168 hrs.	Oct 95–Dec 95	1 PC FUN Failure
T/H	1000 hrs.	Jan 96-Mar 96	1 PC DC Failure
T/H	1000 hrs.	Oct 95-Dec 95	1 PC FUN Failure
T/H	1000 hrs.	Jan 92–Apr 92	1 PC FUN Failure
HTSL	1000 hrs.	Apr 96–Jun 96	1 PC DC Failure
ННВТ	1000 hrs.	Oct-Dec 96	1 PC FUN Failure
TS	-	Jul-Sep 97	2PC DC Failure
T/H	168 hrs.	Apr-Jun 98	1 PC DC Failure
HTSL	1000 hrs	Sep-Dec 98	1 PC DC Failure

CMOS-5

Test Item	Duration	Period	Failure
НТВ	1000 hrs.	Jul 92-Sep 92	1 PC DC Failure
T/C	300 cyc.	Apr 92–Jun 92	1 PC DC Failure
T/C	300 cyc.	Jul 95-Sep 95	1 PC FUN Failure
T/S	15 cyc.	Apr 96–Jun 96	1 PC FUN Failure
HTB	168 hrs.	Jan 97-Jun 97	1 PC DC Failure
T/C	300 cyc.	Apr 97–Jun 97	1 PC DC Failure
T/C	300 cyc.	Apr 97–Jun 97	1 PC DC Failure
T/C	300 cyc.	Jul-Sep 97	1PC DC Failure

Table 7. CMOS-4 Process Family, Quarterly Reliability Data (Jan-Mar 99)

Life Tests

			HTB Failures				T	/H Failur	es	HTSL Failures/			
	Assembly			Hours			Hours				Hours		
Device Type	Month	Qty	168	500	1000	Qty	168	500	1000	Qty	168	500	1000
μPD7503A	Jan- Mar 99	24	0	0	0	24	0	0	0	20	0	0	1
(80-pin QFP)													

Environmental Tests

			T/C F	ailures		P	S			
	Assembly		Cycles			Hours				TS
Device Type	Month	Qty	100	300	Qty	96	192	288	Qty	Failures
μPD75312	Jan-Mar 99	25	0	0	20	0	0	0	18	-
(80-pin QFP)										

Table 8. CMOS-5 Process Family, Quarterly Reliability Data (Jan-Mar 99)

Life Tests

		HTB Failures			T/H Failures				HTSL Failures				
	Assembly		Hours				Hours				Hours		
Device Type	Month	Qty	168	500	1000	Qty	168	500	1000	Qty	168	500	1000
μPD70216 (68-pin PLCC)	Jan– Mar 99	24	0	0	0	24	0	0	0	20	0	0	0
μPD70335 (84-pin PLCC)	Jan- Mar 99	24	0	0	0	24	0	0	0	20	0	0	0

Environmental Tests

		T/C Failures				P				
	Assembly		Cyc	cles		Hours			TS	
Device Type	Month	Qty	100	300	Qty	96	192	288	Qty	Failures
μPD70216 (68-pin PLCC)	Jan– Mar 99	25	0	0	20	0	0	0	18	0
μPD70335 (84-pin PLCC)	Jan– Mar 99	25	0	0	20	0	0	0	18	0