



■ PIN CONFIGURATION(NJU6468FC1)




5

■ PIN CONFIGURATION(NJU6468FG1)



Note) Pin configuration of "FG1" package is different from "FC1" package.

■ BLOCK DIAGRAM



■ TERMINAL DESCRIPTION

NO.		SYMBOL	FUNCTION
FC1	FG1		
26~30	24~28	$V_1 \sim V_5$	LCD Driving Power Source
33	31	V_{DD}	Power Source (+ 5V / + 3V)
23	21	V_{SS}	Power Source (0V)
24,25	22,23	OSC ₁ , OSC ₂	Oscillation Terminals; External R or Ceramic Resonator connect to these terminals. For external clock operation, the clock should be input on OSC ₁ .
36	34	RS	Register selection signal input "0" : Instruction Register (Writing) Busy Flag, Address Counter (Reading) "1" : Data Register (Writing/Reading)
37	35	R/W	Read/Write selection signal input "0" : Write, "1" : Read
38	36	E	Read/Write activation signal input
43~46	41~44	DB ₄ ~DB ₇	3-state Data Bus(Upper) to transfer the data between MPU and NJU6468. DB ₇ is also used for the Busy Flag reading.
39~42	37~40	DB ₀ ~DB ₃	3-state Data Bus(Lower) to transfer the data between MPU and NJU6468. These bus are not used in the 4bit operation.
31	29	CL ₁	Data Latch Clock Output Terminal : To latch the serial data D sent to the Extension Driver.
32	30	CL ₂	Data Shift Clock Output Terminal : Shifts the serial data D.
34	32	M	Alternating signal for LCD Driving Output Terminal
35	33	D	Serial Data Output Terminal : The serial character pattern data output correspond to the each common signals. "0" : No-active, "1" : Active
47~62	45~60	COM ₁ ~COM ₁₆	LCD Common driving signal No use terminals output no-active signal, or COM ₅ ~COM ₁₆ output no-active signal in the 1/8 duty operation and COM ₁₂ ~COM ₁₆ output no-active signal in the 1/11 duty operation.
1~2 3~22 63~80	79~80 1~20 61~78	SEG ₂₂ ~SEG ₂₁ SEG ₂₀ ~SEG ₁ SEG ₄₀ ~SEG ₂₃	LCD Segment driving signal

■ FUNCTIONAL DESCRIPTION

(1) Description for each blocks

(1-1) Register

The NJU6468 incorporates two 8-bit registers, an Instruction Register(IR) and a Data Register(DR). The Register(IR) stores instruction codes such as "Clear Display" and "Return Home", and address data for Display Data RAM(DD RAM) and Character Generator RAM(CG RAM).

The MPU can write the instruction code and address data to the Register(IR), but it cannot read out from the Register(IR).

The Register(DR) is a temporary stored register, the data stored in the Register(DR) is written into the DD RAM or CG RAM and read out from the DD RAM or CG RAM.

The data in the Register(DR) written by the MPU is transferred automatically to the DD RAM or CG RAM by internal operation.

When the address data for the DD RAM or CG RAM is written into the Register(IR), the addressed data in the DD RAM or CG RAM is transferred to the Register(DR). By the MPU read out the data in the Register(DR), the data transmitting process is performed completely.

After reading the data in the Register(DR) by the MPU, the next address data in the DD RAM or CG RAM is transferred automatically to the Register(DR) to provide for the next MPU reading.

These two registers are selected by the selection signal RS as shown below.

Table 1. shows register operation controlled by RS and R/W signals.

Table 1. Register Operation

RS	R/W	Selected Register	Operation
0	0	IR	Write
0	1		Read busy flag(DB ₇) and address counter(DB ₀ ~DB ₆)
1	0	DR	Write (Register(DR) to DD RAM or CG RAM)
1	1		Read (DD RAM or CG RAM to Register(DR))

(1-2) Busy Flag (BF)

When the internal circuits are in the operation mode, the busy flag(BF) is "1", and any instruction reading is inhibited.

The busy flag(BF) is output at DB₇ when RS="0" and R/W="1" as shown in table 1.

The next instruction should be written after the busy flag(BF) goes to "0".

(1-3) Address Counter (AC)

The address counter(AC) addressing the DD RAM and CG RAM.

When the address setting instruction is written into the Register(IR), the address information is transferred from Register(IR) to the Counter(AC). The selection of either the DD RAM or CG RAM is also determined by this instruction.


After writing (or reading) the display data to (or from) the DD RAM or CG RAM, the Counter (AC) increments (or decrements) automatically.

The address data in the Counter(AC) is output from DB₆~DB₀ when RS="0" and R/W="1" as shown in Table 1.

(1-4) Display Data RAM (DD RAM)


The display data RAM (DD RAM) consists of 80 x 8 bits stores up to 80-character display data represented in 8-bit code.

The unused display data memory area in the DD RAM can be used as a general data memory area. The DD RAM address data set in the address counter(AC) is represented in Hexadecimal.




(1-4-1) 1-Line Display (Function set code N=0)

The relation between DD RAM address and display position on the LCD is shown below.





(a) 8-character 1-line display using one NJU6468.


In case of the 8-character display using one NJU6468, the relation between DD RAM address and display positions on the LCD is as follows:





When the display shift is performed, the DD RAM address changes as follows:



(b) 16-character 1-line display using one NJU6468 and one NJU6407C/07CR.




When the display shift is performed, the DD RAM address changes as follows:




(c) More than 16-character 1-line display using one NJU6468 and more than 2 of NJU6407C/07CR.

As each additional NJU6407C/07CR can add another 8-character, up to 80-character can be displayed by connecting nine(9) of NJU6407C/07CR externally.




(1-4-2) 2-Line Display (Function set code N=1)

The relation between DD RAM address and display position on the LCD is shown below:




Note : In the 2-line display mode, the 1st and 2nd line address are defined as (00)_H to (27)_H and (40)_H to (4F)_H. Please note that the end of 1st line address and the beginning of 2nd line address are not consecutive.

(a) 8-character 2-line display using one NJU6468.




When the display shift is performed, the DD RAM address changes as follows:

(Left Shift Display)



(Right Shift Display)



(b) 16-character 2-line display using one NJU6468 and one NJU6407C/07CR.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	←Display Position
1st Line	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	← DD RAM Address (Hexadecimal)
2nd Line	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	

←-- NJU6468 Display -->-- NJU6407C/07CR Display -->

When the display shift is performed, the DD RAM address changes as follows:

(Left Shift Display)

(00)←	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10
(40)←	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	50

(Right Shift Display)

	27	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	→(0F)
	67	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	→(4F)

(c) More than 16-character 2-line display using one NJU6468 and more than 2 of NJU6407C/07CR.

As each additional NJU6407C/07CR can add another 8-character 2-line, up to 40-character 2-line can be displayed by connecting four(4) of NJU6407C/07CR externally.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
1st Line	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10	11	12	13
2nd Line	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	50	51	52	53

←-- NJU6468 Display -->-- NJU6407C/07CR① Display -->-- NJU6407C/07CR② Disp.

	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40
	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	20	21	22	23	24	25	26	27
	54	55	56	57	58	59	5A	5B	5C	5D	5E	5F	60	61	62	63	64	65	66	67

----->-- NJU6407C/07CR③ Display -->-- NJU6407C/07CR④ Display -->

←Display Position
← DD RAM Address (Hexadecimal)

(1-5) Character Generator ROM (CG ROM)

The Character Generator ROM(CG ROM) generates 5 x 7 dots or 5 x 10 dots character patterns represented in 8-bit character codes.

The storage capacity is up to 240 kinds of 5 x 10 dots character patterns (In case of 5 x 7 dots display mode, upper 5 x 7 dots of 5 x 10 dots are displayed).

The correspondence between character code and standard character pattern of NJU6468 is shown in Table 2-1 and 2-2.

User-defined character patterns (Custom Font) are also available by mask option.

Table 2-1. CG ROM Character Pattern (ROM version -00)

		Upper 4-bit (Hexadecimal)																
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
Lower 4-bit (Hexadecimal)	0	CGRAM (01)			0	a	P	`	P				—	9	E	0	P	
	1	(02)		!	1	A	Q	a	q				0	7	7	4	a	q
	2	(03)		"	2	B	R	b	r				"	4	"	x	p	0
	3	(04)		#	3	C	S	c	s				0	7	7	E	E	0
	4	(05)		\$	4	D	T	d	t				\	1	1	7	p	0
	5	(06)		%	5	E	U	e	u				.	0	+	1	0	0
	6	(07)		&	6	F	V	f	v				7	0	2	0	p	2
	7	(08)		'	7	G	W	g	w				7	7	7	7	g	7
	8	(01)		(8	H	X	h	x				4	0	*	U	7	X
	9	(02))	9	I	Y	i	y				0	7	U	0	"	U
	A	(03)		*	0	J	Z	j	z				0	0	0	U	j	7
	B	(04)		+	1	K	[k	[*	U	0	0	"	7
	C	(05)		,	<	L]	l]				0	0	0	0	0	7
	D	(06)		—	=	M	^	m	^				0	7	^	0	0	+
	E	(07)		.	>	N	_	n	_				0	0	0	"	"	
	F	(08)		/	?	O	_	o	_				0	0	0	"	0	0

5

Table 2-2. CG ROM Character Pattern (ROM version -02)

		Upper 4-bit (Hexadecimal)																
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
Lower 4-bit (Hexadecimal)	0	CGRAM (01) (01)	±		0	P	'	P	9	é	á	.	r	á	ß	τ		
	1	(02) (01)	≡	!	1	A	Q	a	7	ü	æ	í	·	J	+	y	ü	
	2	(03) (02)	7	"	2	B	R	b	r	é	é	é	°	o	é	é	æ	
	3	(04) (02)	¿	#	3	C	S	c	s	á	á	ó	'	P	W	e	φ	
	4	(05) (02)	7	*	4	D	T	t	t	á	á	é	'	4	T	ç	o	
	5	(06) (03)	7	%	5	E	U	e	u	á	é	é	'	↑	Δ	n	W	
	6	(07) (04)	7	&	6	F	V	t	v	á	ó	*	'	↓	0	0	#	
	7	(08) (04)	7	'	7	G	W	w	w	ó	R	x	'	+	Δ	U	4	
	8	(01) (05)	7	·	8	H	X	h	x	é	ó	'	'	+	E	K	W	
	9	(02) (05)	7)	9	I	Y	i	y	é	ó	'	'	+	T	A	4	
	A	(03) (06)	·	*	·	J	Z	j	z	é	ó	'	'	+	T	Z	μ	#
	B	(04) (06)	7	+	·	K	L	k	l	í	R	á	*	L	T	v	4	
	C	(05) (07)	≡	·	<	L	\	l	l	í	R	ó	*	L	é	ç	ü	
	D	(06) (07)	·	-	≡	M	N	m	n	í	á	á	'	·	W	π	≡	
	E	(07) (08)	≡	·	>	N	^	n	^	á	ó	ó	'	0	0	p	é	
	F	(08) (08)	≡	/	?	O	_	o	_	á	á	ç	'	0	o	σ	é	

(1-6) Character Generator RAM (CG RAM)

The character generator RAM (CG RAM) can store any kind of character pattern in 5 x 10 or 5 x 7 dots written by the user program to display user's original character pattern.

The CG RAM can store 8 kind of character in 5 x 7 dots mode and 4 kind of character in 5 x 10 dots mode.

To display user's original character pattern stored in the CG RAM, the address data (00)_H - (07)_H or (08)_H - (0F)_H should be written to the DD RAM as shown in Table 2-1 and 2-2.

Table 3-1 and 3-2. show the correspondence among the character pattern, CG RAM address and Data.

Unused memory area of the CG RAM can also be used as the general data memory area.

Table 3-1. Correspondence of CG RAM address, DD RAM character code and CG RAM character pattern (5 x 7 dots).

Character Code (DD RAM Data)		CG RAM Address		Character Pattern (CG RAM Data)	
7 6 5 4 3 2 1 0		5 4 3 2 1 0		7 6 5 4 3 2 1 0	
Upperbit	Lowerbit	Upper	Lower	Upperbit	Lowerbit
0 0 0 0 * 0 0 0		0 0 0	0 0 0	***	
			0 0 1		
			0 1 0		
			0 1 1		
			1 0 0		
			1 0 1		
			1 1 0		
			1 1 1		
0 0 0 0 * 0 0 1		0 0 1	0 0 0		***
			0 0 1		
			0 1 0		
			0 1 1		
			1 0 0		
			1 0 1		
			1 1 0		
			1 1 1		
0 0 0 0 * 1 1 1		1 1 1	0 1 1		
			1 0 0		
			1 0 1		
			1 1 0		
			1 1 1	***	

* : Don't Care

- Notes :
- Character code bit 0 to 2 correspond to the CG RAM add. 3 to 5(3bits:8 patterns).
 - CG RAM address 0 to 2 designate character pattern line position. The 8th line is the cursor position and the display is performed by logical OR with cursor. Therefore, in case of the cursor display, the 8th line should be "0". If there is "1" in the 8th line, the bit "1" is always displayed on the cursor position regardless of cursor existence.
 - Character pattern row position correspond to the CG RAM data bits 0 to 4 are shown above. The bits 5 to 7 of the CG RAM are not appear on the display (no meaning for the display), but memory elements are existing, therefore it can be used as the general purpose RAM.
 - CG RAM character patterns are selected when character code bits 4 to 7 are all "0" and it is addressed by character code bits 0 to 2. Therefore, the address (00)_H and (08)_H, (01)_H and (09)_H, -----, (07)_H and (0F)_H select the same character pattern as shown in Table 2-1, 2-2 and Table 3-1.
 - "1" for CG RAM data corresponds to display On and "0" to display Off.

Table 3-2. Correspondence of CG RAM address, DD RAM character code and CG RAM character pattern (5 x 10 dots).

Character Code (DD RAM Data)		CG RAM Address		Character Pattern (CG RAM Data)	
7 6 5 4 3 2 1 0		5 4 3 2 1 0		7 6 5 4 3 2 1 0	
Upperbit	Lowerbit	Upper	Lower	Upperbit	Lowerbit
0 0 0 0 * 0 0 *		0 0	0 0 0 0	***	0 0 0 0 0
			0 0 0 1	↑	0 0 0 0 0
			0 0 1 0		0 0 0 0 0
			0 0 1 1		0 0 0 0 0
			0 1 0 0		0 0 0 0 0
			0 1 0 1		0 0 0 0 0
			0 1 1 0		0 0 0 0 0
			0 1 1 1		0 0 0 0 0
			1 0 0 0		0 0 0 0 0
			1 0 0 1		0 0 0 0 0
			1 0 1 0		*** 0 0 0 0 0
		1 0 1 1	***	*** **	
		1 1 0 0	↓	*** **	
		1 1 0 1		*** **	
		1 1 1 0		*** **	
		1 1 1 1		*** **	
		0 0 0 0		***	
		0 0 0 1	↑		

Character Patten Example (3)

←Cursor Position

* : Don't Care

0 0 0 0 * 1 1 *	1 1	1 0 0 1	↓	***
		1 0 1 0		*** **
		1 0 1 1		*** **
		1 1 0 0		*** **
		1 1 0 1	↑	*** **

- Notes :
- Character code bit 1 and 2 correspond to the CG RAM address 4 and 5(2bits:4 patterns).
 - CG RAM address 0 to 3 designate character pattern line position. The 11th line is the cursor position and the display is performed by logical OR with cursor. Therefore, in case of the cursor display, the 11th line should be "0". If there is "1" in the 11th line, the bit "1" is always displayed on the cursor position regardless of cursor existence.
 - Character pattern row position are the same as 5 x 7 dots mode.
 - CG RAM character patterns are selected when character code bits 4 to 7 are all "0" and it is addressed by character code bits 1 and 2. Therefore, the address (00)_H, (01)_H, (08)_H and (09)_H, (02)_H, (03)_H, (10)_H and (1A)_H for example, select the same character pattern as shown in Table 2-1, 2-2, and Table 3-2.
 - "1" for CG RAM data corresponds display On and "0" for display Off.

(1-7) Timing Generator

The timing generator generates a timing signals for the DD RAM, CG RAM, CG ROM and other internal circuits operation.

RAM read timing for the display and internal operation timing for MPU access are separately generated, so that they may not interfere with each other.

Therefore, when the data write to the DD RAM for example, there will be no undesirable influence, such as flickering, in areas other than the display area.

This circuits also generate timing signals to control the extension driver like as NJU6407C/07CR.

(1-8) LCD Driver

LCD driver consist of 16-common driver and 40-segment driver.

When the character font and line number are selected by a program, the required common drivers output the common driving waveform and the other common drivers output non-selection waveform automatically.

The extension driver for example NJU6407C/07CR's segment driver structure is as same as NJU 6468 segment driver. The 40 bits of character pattern data are shifted in the shift-register and latched when the 40 bits shift performed completely. This latched data controls display driver to output LCD driving waveform.

The serial data output transfers the serial data to the cascade connection extension driver like as NJU6407C/07CR, to extend display capacity.


Since the serial data always transfer from the last character pattern (last address display data in the DD RAM) and latched when the top of character pattern (top address display data in the DD RAM) read out from the DD RAM, the NJU6468 always display from the top character and every extended extension driver display following character than front.

(1-9) Cursor Blinking Control Circuit

This circuits controls cursor On/Off and cursor position character blinks.

The cursor or blinks appear in the digit residing at the DD RAM address set in the address counter (AC).

When the address counter is (08)_H, a cursor position is shown as follows:




(Note) The cursor or blinks also appear when the address counter (AC) selects the CG RAM. But the displayed cursor and blink are meaningless.

If the AC storing the CG RAM address data, the cursor and blink are displayed in the meaningless position.

(2) Power on Initialization by internal circuits

The NJU6468 is automatically initialized by internal power on initialization circuits when the power is turned on. In the internal power on initialization, following instructions are executed. During the Internal power on initialization, the busy flag (BF) is "1" and this status is kept 10 ms after V_{DD} rises to 4.5V.

Initialization flow is shown below:



NOTE
 If the condition of power supply rise time described in the Electrical Characteristics is not satisfied, the Internal Power on Initialization Circuits will not operate and initialization will not be performed.
 In this case the initialization by MPU software is required.

(3) Instructions

The NJU6468 incorporates two registers, an Instruction Register(IR) and a Data Register(DR). These two registers store control information temporarily to allow interface between NJU6468 and MPU or peripheral ICs operating different cycles. The operation of NJU6468 is determined by this control signal from MPU. The control information includes register selection signals (RS), read/write signals (R/W) and data bus signals (DB_0 to DB_7).

Table 4. shows each instruction and its operating time.

Note) The execution time mentioned in Table 4. based on f_{cp} or $f_{osc}=250kHz$.
 If the oscillation frequency is changed, the execution time is also changed.

Table 4. Table of Instructions

INSTRUCTIONS	C O D E										DESCRIPTION	EXEC TIME
	RS	R/W	DB ₇	DB ₆	DB ₅	DB ₄	DB ₃	DB ₂	DB ₁	DB ₀		
Non-operation	0	0	0	0	0	0	0	0	0	0	Non-operation. Only takes judgement machine cycle.	40us
Clear Display	0	0	0	0	0	0	0	0	0	1	Display clear and sets DD RAM address 0 in AC.	1.64ms
Return Home	0	0	0	0	0	0	0	0	1	*	Sets DD RAM address 0 in AC and returns display being shifted to original position. DD RAM contents remain unchanged	1.64ms
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	S	Sets cursor move direction and specifies shift of display are performed in data read/write. I/D=1:Increment, I/D=0:Decrement S=1:Accompanies display shift	40us
Display On/Off Control	0	0	0	0	0	0	1	D	C	B	Sets of display On/Off(D), cursor On/Off(C) and blink of cursor position character(B).	40us
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	*	*	Moves cursor and shifts display without changing DD RAM contents S/C=1 : Display shift S/C=0 : Cursor shift R/L=1 : Shift to the right R/L=0 : Shift to the left	40us
Function Set	0	0	0	0	1	DL	N	F	*	*	Sets interface data length(DL), number of display lines(N) and character font(F). DL=1 : 8 bits, DL=0 : 4 bits N=1 : 2 lines, N=0 : 1 line F=1 : 5x10 dots, F=0 : 5x7 dots	40us
Set CG RAM Address	0	0	0	1	←←←← A _{CG} →→→→						Sets CG RAM address. After this instruction, the data is transferred on CG RAM.	40us
Set DD RAM Address	0	0	1	←←←← A _{DD} →→→→						Sets DD RAM address. After this instruction, the data is transferred on DD RAM.	40us	
Read Busy Flag & Address	0	1	BF	←←←← A _C →→→→						Reads busy flag and AC contents. BF=1 : Internally operating BF=0 : Can accept instruction	0us	
Write Data to CG or DD RAM	1	0	←←←← Write Data		→→→→						Writes data into DD or CG RAMs.	40us
Read Data from CG or DD RAM	1	1	←←←← Read Data		→→→→						Reads data from DD or CG RAMs.	60us
Explanation of Abbreviation	DD RAM : Display data RAM, CG RAM : Character generator RAM A _{CG} : CG RAM address, A _{DD} : DD RAM address, Corresponds to cursor address AC : Address counter used for both of DD and CG RAMs											

* = Don't care

(3-1) Description of each instructions

(a) NOP (Non operation)

	RS	R/W	DB ₇	DB ₆	DB ₅	DB ₄	DB ₃	DB ₂	DB ₁	DB ₀
Code	0	0	0	0	0	0	0	0	0	0

Non operation instruction. It consumes certain judgement machine cycles only.

(b) Clear Display

	RS	R/W	DB ₇	DB ₆	DB ₅	DB ₄	DB ₃	DB ₂	DB ₁	DB ₀
Code	0	0	0	0	0	0	0	0	0	1

Clear display instruction is executed when the code "1" is written into DB₀. When this instruction is executed, the space code (20)_H is written into every DD RAM address, the DD RAM address 0 is set into the address counter and entry mode is set increment. If the cursor or blink are displayed, they are returned to the left end of the LCD (the left end of the 1st line in the 2-line display mode).

The (S) of entry mode does not change.

Note: The character pattern for character code (20)_H must be blank code in the user-defined character pattern (Custom font).

(c) Return Home

	RS	R/W	DB ₇	DB ₆	DB ₅	DB ₄	DB ₃	DB ₂	DB ₁	DB ₀	
Code	0	0	0	0	0	0	0	0	1	*	* = Don't care

Return home instruction is executed when the code "1" is written into DB₁. When this instruction is executed, the DD RAM address 0 is set into the address counter. Display is returned its original position if shifted, the cursor or blink are returned to the left end of the LCD (the left end of the 1st line in the 2-line display mode) if the cursor or blink are on the display.

The DD RAM contents do not change.

(d) Entry Mode Set

	RS	R/W	DB ₇	DB ₆	DB ₅	DB ₄	DB ₃	DB ₂	DB ₁	DB ₀
Code	0	0	0	0	0	0	0	1	I/D	S

Entry mode set instruction which sets the cursor moving direction and display shift On/Off, is executed when the code "1" is written into DB₂ and the codes of (I/D) and (S) are written into DB₁(I/D) and DB₀(S), as shown below.

(I/D) sets the address increment or decrement, and the (S) sets the entire display shift in the DD RAM writing.

I/D	F u n c t i o n
1	Address increment: The address of the DD RAM or CG RAM increment (+1) when the read/write, and the cursor or blink move to the right.
0	Address decrement: The address of the DD RAM or CG RAM decrement (-1) when the read/write, and the cursor or blink move to the left.

S	F u n c t i o n
1	Entire display shift. The shift direction is determined by I/D: shift to the left at I/D=1 and shift to the right at the I/D=0. The shift is operated only for the character, so that it looks as if the cursor stands still and the display moves. The display does not shift when reading from the DD RAM and writing/reading into/from CG RAM.
0	The display does not shifting.

(e) Display On/Off Control


	RS	R/W	DB ₇	DB ₆	DB ₅	DB ₄	DB ₃	DB ₂	DB ₁	DB ₀
Code	0	0	0	0	0	0	1	D	C	B

Display On/Off control instruction which controls the whole display On/Off, the cursor On/Off and the cursor position character Blink, is executed when the code "1" is written into DB₃ and the codes of (D), (C) and (B) are written into DB₂(D), DB₁(C) and DB₀(B), as shown below.

D	F u n c t i o n
1	Display On.
0	Display Off. In this mode, the display data remains in the DD RAM so that it is retrieved immediately on the display when the D change to 1.


C	F u n c t i o n
1	Cursor On. The cursor is displayed by 5 dots on the 8th line in 5 x 7 Font mode and on the 11th line in 5 x 10 Font mode.
0	Cursor Off. Even if the display data write, the I/D etc does not change.

B	F u n c t i o n
1	The cursor position character is blinking. Blinking rate is 379.2ms at f_{CP} or $f_{OSC}=270kHz$ and 409.6ms at $f_{CP}=250kHz$. The blink is displayed alternatively with all on (it means all black) and character display. The cursor and the blink can be displayed simultaneously.
0	The character does not blink.



Character Font 5 x 7 dots

(1) Cursor display example



Alternating display

(2) Blink display example

(f) Cursor/Display Shift

	RS	R/W	DB ₇	DB ₆	DB ₅	DB ₄	DB ₃	DB ₂	DB ₁	DB ₀	
Code	0	0	0	0	0	1	S/C	R/L	*	*	* = Don't care

The Cursor/Display shift instruction shifts the cursor position or display to the right or left without writing or reading display data. This function is used to correct or search the display. In the 2-line display, the cursor moves to the 2nd line when it passes the 40th digit of the 1st line. Notice that the 1st and 2nd line displays will shift at the same time. When the displayed data is shifted repeatedly, each line moves only horizontally.

The 2nd line display does not shift into the 1st line position.

The contents of address counter(AC) does not change by operation of the display shift only.

This instruction is executed when the code "1" is written into DB₄ and the codes of (S/C) and (R/L) are written into DB₃(S/C) and DB₂(R/L), as shown below.

S/C	R/L	F u n c t i o n
0	0	Shifts the cursor position to the left ((AC) is decremented by 1)
0	1	Shifts the cursor position to the right ((AC) is incremented by 1)
1	0	Shifts the entire display to the left and the cursor follows it.
1	1	Shifts the entire display to the right and the cursor follows it.

(g) Function Set

	RS	R/W	DB ₇	DB ₆	DB ₅	DB ₄	DB ₃	DB ₂	DB ₁	DB ₀	
Code	0	0	0	0	1	DL	N	F	*	*	* = Don't care

Function set instruction which sets the interface data length and number of display lines and character font, is executed when the code "1" is written into DB₅ and the codes of (DL), (N) AND (F) are written into DB₄(DL), DB₃(N) and DB₂(F), as shown below.

(DL) sets the interface data length, (N) sets the number of display lines either the 1-line or 2-line and (F) sets the display Font either 5 x 7 dots or 5 x 10 dots.


NOTE

This function set instruction must be performed at the head of the program prior to all other existing instructions(except Busy flag/Address read). This function set instruction can not be executed afterwards unless the interface data length change.

DL	F u n c t i o n
1	Set the interface data length to 8-bit (DB ₇ to DB ₀)
0	Set the interface data length to 4-bit (DB ₇ to DB ₄) The data must be sent or received twice in this mode.

N	F	Display lines	Character Font	Duty ratio	N o t e
0	0	1	5 x 7 dots	1/8	
1	1	1	5 x 10 dots	1/11	
1	0	2	5 x 7 dots	1/16	Character Font 5 x 10 dots can not display 2-line.


(k) Write Data to CG RAM or DD RAM



Write Data to CG RAM or DD RAM instruction is executed when the code "1" is written into (RS) and code "0" is written into (R/W).

By the execution of this instruction, the binary 8 bit data "DDDDDDDD" are written into the CG RAM or DD RAM. The selection of the CG RAM or DD RAM is determined by the previous instruction. After this instruction execution, the address increment (+1) or decrement (-1) is performed automatically according to the entry mode set. And the display shift is also executed according to the previous entry mode set.

(l) Read Data from CG RAM or DD RAM



Read Data from CG RAM or DD RAM instruction is executed when the code "1" is written into (RS) and (R/W).

By the execution of this instruction, the binary 8 bit data "DDDDDDDD" are read out from the CG RAM or DD RAM. The selection of the CG RAM or DD RAM is determined by the previous instruction.

Before executing this instruction, either the CG RAM address set or DD RAM address set must be executed, otherwise the first read out data are invalidated.


When this instruction is serially executed, the next address data is normally read from the second read.

The address set instruction is not required if the cursor shift instruction is executed just beforehand (only DD RAM reading).

The cursor shift instruction has same function as the DD RAM address set, so that after reading the DD RAM, the address increment or decrement is executed automatically according to the entry mode.

But display shift does not occur regardless of the entry mode.

Note: The address counter (AC) is automatically incremented or decremented by 1 after write instruction to either of the CG RAM or DD RAM. Even if the read instruction is executed after this instruction, the addressed data can not be read out correctly. For a correct data read out, either the address set instruction or cursor shift instruction (only with DD RAM) must be implemented just before this instruction or from the second time read out instruction execution if the read out instruction is executed 2 times consecutively.



Initialized.
No display appears.

Set the 4-bit operation.
This step is executed in 8-bit mode set by the initialization.

Set the 4-bit operation, 1-line display, 5 x 7 dots Font.
The 4-bit operation starts from this step.

Turn on display and cursor.
Entire display is in space mode set by the initialization.


Example for set address increment and cursor right shift when the data write to the DD RAM or CG RAM.

(c) 8-character 2-line in 8-bit operation (Using internal reset circuits).

In the 2-line display, the cursor moves automatically from the 1st to the 2nd line after the 40th character of the 1st line has been written. Therefore, if the display character is only 8 characters in the 1st line, the DD RAM address must be set by the user programming to change the cursor position to the 2nd line.

The 1st and 2nd line displays will shift at the same time.

When the displayed data is shifted repeatedly, each line moves only horizontally. The 2nd line display does not shift into the 1st line position.



Initialized.
No display appears.

Set the 8-bit operation,
2-line display, 5 x 7dots Font.


Turns on display and cursor.
Entire display is in space mode set by the initialization.

Example for set address increment and cursor right shift when the data write to the DD or CG RAM.


(3-3) Initialization by instruction

If the power supply conditions for the correct operation of the internal reset circuits are not met, the NJU6468 must be initialized by the instruction.

(a) Initialization by Instruction in 8 bit interface length.



(b) Initialization by Instruction in 4-bit interface length



Initialized.
No display appears.

Function Set
(8-bit interface length)

Function Set
(8-bit interface length)

Function Set
(8-bit interface length)

Busy Flag (BF) can not be checked before this step, but it can be checked after this step. After this step, busy flag (BF) check or longer waiting time than each instruction execution time is required.

Function Set
Set 4-bit interface length by 8-bit interface length.

Set the 4-bit operation,
1-line display, 5 x 7 dots Font.

Example for set address increment and cursor right shift when the data write to the DD RAM or CG RAM.


(4) LCD DISPLAY

(4-1) Power Supply for LCD Driving


The terminals V_1 to V_5 require various constant voltage to generate LCD driving waveform. This constant voltage must be changed according to the duty ratio as shown below. The V_{LCD} is a peak level of LCD driving voltage and each voltage is generated by the bleeder resistance as shown below.

Table 5. Relation between LCD driving voltage and Duty ratio.

Power supply	Duty Ratio	1/8 , 1/11	1/16
	Bias	1/4	1/5
V_1		V_{DD} to $1/4V_{LCD}$	V_{DD} to $1/5V_{LCD}$
V_2		V_{DD} to $1/2V_{LCD}$	V_{DD} to $2/5V_{LCD}$
V_3		V_{DD} to $1/2V_{LCD}$	V_{DD} to $3/5V_{LCD}$
V_4		V_{DD} to $3/4V_{LCD}$	V_{DD} to $4/5V_{LCD}$
V_5		V_{DD} to V_{LCD}	V_{DD} to V_{LCD}



(a) 1/4 Bias (1/8, 1/11 duty)



(b) 1/5 Bias (1/16 duty)


(4-2) Relation between oscillation frequency and LCD frame frequency.

The NJU6468 requires either one of the oscillation resistance(RF) or ceramic resonator for the internal oscillation, or external clock.

LCD frame frequency example mentioned below is based on 250kHz oscillation.

(1 clock = 4us)


(a) 1/8 duty



$$1 \text{ frame} = 4(\text{us}) \times 400 \times 8 = 12,800(\text{us}) = 12.8(\text{ms})$$

$$\text{Frame frequency} = 1/12.8(\text{ms}) = 78.1(\text{Hz})$$


(b) 1/11 duty



$$1 \text{ frame} = 4(\text{us}) \times 400 \times 11 = 17,600(\text{us}) = 17.6(\text{ms})$$

$$\text{Frame frequency} = 1/17.6(\text{ms}) = 56.8(\text{Hz})$$

(c) 1/16 duty



$$1 \text{ frame} = 4(\text{us}) \times 200 \times 16 = 12,800(\text{us}) = 12.8(\text{ms})$$

$$\text{Frame frequency} = 1/12.8(\text{ms}) = 78.1(\text{Hz})$$

(5) Interface with MPU



NJU6468 can be interfaced with both of 4/8 bit MPU and the two-time 4-bit or one-time 8-bit data transfer is available.

(5-1) 4-bit MPU interface


When the interface length is 4-bit, the data transfer is performed by 4 lines connected to DB₄ to DB₇ (DB₀ to DB₃ are not used). The data transfer with the MPU is completed by the two-time 4-bit data transfer.

The data transfer is executed in the sequence of upper 4-bit (the data DB₄ to DB₇ at 8-bit length) and lower 4-bit (the data DB₀ to DB₃ at 8-bit length).

The busy flag check must be executed after two-time 4-bit data transfer (1 instruction execution). In this case the data of busy flag and address counter are also output twice.



(5-2) 8-bit MPU interface



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	V _{DD}	- 0.3 ~ + 7.0	V
Supply Voltage (2)	V ₁ ~ V ₅	V _{DD} -13.5 ~ V _{DD} +0.3	V
Input Voltage	V _r	- 0.3 ~ V _{DD} +0.3	V
Operating Temperature	Topr	- 30 ~ + 80	°C
Storage Temperature	Tstg	- 55 ~ + 125	°C

Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed.

Using the LSI within electrical characteristics is strongly recommended for normal operation.

Use beyond the electric characteristics conditions will cause malfunction and poor reliability.

Note 2) All voltage values are specified as V_{SS} = 0 V

Note 3) The relation ; V_{DD} ≥ V₁ ≥ V₂ ≥ V₃ ≥ V₄ ≥ V₅ , V_{DD} ≥ V_{SS} ≥ V₅ must be maintained.

■ ELECTRICAL CHARACTERISTICS

 (V_{DD}=5V±10% , Ta=-20 ~ +75°C)


PARAMETER		SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	NOTE	
Operating Voltage		V _{DD}		4.5	5.0	5.5	V		
Input Voltage	1	V _{IH1}	All Input and Input/Output Terminals except OSC Terminals	0.7V _{DD}	—	V _{DD}	V	4	
		V _{IL1}		—	—	0.2V _{DD}			
	2	V _{IH2}	Only OSC Terminal	V _{DD} -1	—	V _{DD}			
		V _{IL2}		—	—	1.0			
Output Voltage	1	V _{OH1}	Input/Output Terminals	-I _{OH} =0.205mA	2.4	—	—	V	
		V _{OL1}			I _{OL} =1.6mA	—	—		0.4
	2	V _{OH2}	Output Terminals	-I _{OH} =0.04mA	0.9V _{DD}	—	—		
		V _{OL2}			I _{OL} =0.04mA	—	—		0.1V _{DD}
Driver On-resist.(COM)		R _{COM}	±I _d =0.05mA(All com.term.)	—	—	20	kΩ	5	
Driver On-resist.(SEG)		R _{SEG}	±I _d =0.05mA(All seg.term.)	—	—	30	kΩ	5	
Input Leakage Current		I _{LI}	V _{IN} =0 ~ V _{DD}	- 1	—	1	μA	6	
Pull-up Resist Current		-I _P	V _{DD} =5V, RS, R/W, DB	50	125	250	μA		
Operating Current (1)		I _{DD1}	Ceramic Resonator Osc. V _{DD} =5V, f _{OSC} =250kHz	—	0.55	0.8	mA	7	
Operating Current (2)		I _{DD2}	CR Oscillation(Ext. R) V _{DD} =5V, f _{OSC} =f _{CF} =270kHz	—	0.35	0.6	mA	7	
Ext. Clk	Operating Freq.	f _{CP}		125	250	350	kHz	8	
	Duty	Duty	External clock inputs to OSC ₁ , OSC ₂ open	45	50	55	%		
	Rise Time	tr _{CP}		—	—	0.2	us		
	Fall Time	tf _{CP}		—	—	0.2	us		
Int. Osc	Oscillation Frequency	f _{OSC}	CR Osc. Rf=91kΩ±2%	190	270	350	kHz	9	
			Ceramic resonator	245	250	350	kHz	10	
LCD Driving Voltage		V _{LCD1}	V _{DD} - V ₅	1/5 Bias	V _{DD} -3.0	—	V _{DD} -13.5	V	11
		V _{LCD2}		1/4 Bias	V _{DD} -3.0	—	V _{DD} -13.5	V	12

ELECTRICAL CHARACTERISTICS


 ($V_{DD}=3V \pm 10\%$, $T_a = -20 \sim +75^\circ C$)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	NOTE	
Operating Voltage	V_{DD}		2.7	3.0	3.3	V		
Input Voltage	1	V_{IH1} V_{IL1} All Input and Input/Output Terminals except OSC Terminals	V_{IH1}	0.7 V_{DD}	—	V_{DD}	V	4
			V_{IL1}	—	—	0.15 V_{DD}		
Output Voltage	1	Input/Output Terminals	V_{OH1} $I_{OH}=0.1mA$	0.8 V_{DD}	—	—	V	
			V_{OL1} $I_{OL}=0.1mA$	—	—	0.2 V_{DD}		
	2	Output Terminals	V_{OH2} $I_{OH}=0.04mA$	0.9 V_{DD}	—	—		
			V_{OL2} $I_{OL}=0.04mA$	—	—	0.1 V_{DD}		
Driver On-resist.(COM)	R_{COM}	$\pm I_d=0.05mA$ (All com.term.)	—	—	20	k Ω	5	
Driver On-resist.(SEG)	R_{SEG}	$\pm I_d=0.05mA$ (All seg.term.)	—	—	30	k Ω	5	
Input Leakage Current	I_{L1}	$V_{IN}=0 \sim V_{DD}$	—	—	1	μA	6	
Pull-up Resist Current	$-I_P$	$V_{DD}=3V$, RS, R/W, DB	10	25	50	μA	6	
Operating Current	I_{DD}	CR Osc. $V_{DD}=3V$, $R_f=91k\Omega \pm 2\%$	—	0.15	0.3	mA	7	
Oscillation Frequency	fosc	CR Osc. $R_f=91k\Omega \pm 2\%$	160	240	320	kHz	9	
LCD Driving Voltage	V_{LCD1}	$V_{DD} - V_5$	1/5 Bias	$V_{DD}-3.0$	—	$V_{DD}-13.5$	V	11
	V_{LCD2}		1/4 Bias	$V_{DD}-3.0$	—	$V_{DD}-13.5$		12

Note 4) Input/Output structure except LCD driver are shown below:



- Note 5) R_{COM} and R_{SEG} are the resistance values between power supply terminals (V_{DD} , V_1 , V_4 , V_5) and each common terminal (COM_1 to COM_{16}), and supply voltage (V_{DD} , V_2 , V_3 , V_5) and each segment terminals (SEG_1 to SEG_{40}) respectively, and measured when the current I_d is flown on every common and segment terminals at a same time.
- Note 6) Except pull-up resistance current and output driver current.
- Note 7) Except Input/output current.
- Note 8) Apply to external oscillation mode.
- Note 9) Apply to internal CR oscillation using a oscillation resistance R_f
As the oscillating frequency is affected by the stray capacitance of the terminals OSC_1 and OSC_2 , shorter connection length of these terminals are required.



- Note 10) Apply to external ceramic resonator oscillation.
Ceramic resonator specification example.

$$R_f = 1M\Omega \pm 10\%$$


$$C_1 = 680pF$$

$$C_2 = 680pF$$


$$R_d = 3.3k\Omega$$

As this circuit example mentioned only for standard application, it can not guaranty the characteristics of oscillation.

Please check the external parts value before production.



- Note 11) Apply to the output voltage from each COM and SEG are less than $\pm 0.15V$ against the LCD driving constant voltage (V_{DD} , V_1 , V_2 , V_3 , V_4 , V_5) at no load condition.
- Note 12) Mentioned condition of V_1 and V_5 do not guarantee the right operation of this LSI.
Right LCD driving voltage is specified in "Electrical Characteristics"



• Bus timing characteristics

Write operation (Write from MPU to NJU6468)

 $(V_{DD} = 5.0V \pm 10\%, V_{SS} = 0V, T_a = -20 \sim +75^\circ C)$


PARAMETER		SYMBOL	MIN	MAX	CONDITION	UNIT
Enable Cycle Time		t_{CYCE}	500	—	fig. 1	ns
Enable Pulse Width	"High" level	P_{WEH}	220	—		
Enable Rise Time, Fall Time		t_{Er}, t_{Ef}	—	30		
Set up Time	RS, R/W, E	t_{AS}	40	—		
Address Hold Time		t_{AH}	10	—		
Data Set up Time		t_{DSW}	60	—		
Data Hold Time		t_H	10	—		

Write operation (Write from MPU to NJU6468)

 $(V_{DD} = 3.0V \pm 10\%, V_{SS} = 0V, T_a = -20 \sim +75^\circ C)$

PARAMETER		SYMBOL	MIN	MAX	CONDITION	UNIT
Enable Cycle Time		t_{CYCE}	1.4	—	fig. 1	us
Enable Pulse Width	"High" level	P_{WEH}	500	—		ns
Enable Rise Time, Fall Time		t_{Er}, t_{Ef}	—	20		
Set up Time	RS, R/W, E	t_{AS}	70	—		
Address Hold Time		t_{AH}	10	—		
Data Set up Time		t_{DSW}	140	—		
Data Hold Time		t_H	20	—		

Timing Characteristics (Write operation)


 fig. 1 The timing characteristics of the bus write operating sequence.
 (Write from MPU to NJU6468)

Read operation (Read from NJU6468 to MPU)

 $(V_{DD} = 5.0V \pm 10\%, V_{SS} = 0V, T_a = -20 \sim +75^\circ C)$


PARAMETER		SYMBOL	MIN	MAX	CONDITION	UNIT
Enable Cycle Time		t_{CYCE}	500	—	fig.2	ns
Enable Pulse Width	"High" level	P_{WEH}	220	—		
Enable Rise Time, Fall Time		t_{Er}, t_{Ef}	—	30		
Set up Time	RS, R/W, E	t_{AS}	40	—		
Address Hold Time		t_{AH}	10	—		
Data Delay Time		t_{DDR}	—	120		
Data Hold Time		t_{DHR}	20	—		

Read operation (Read from NJU6468 to MPU)

 $(V_{DD} = 3.0V \pm 10\%, V_{SS} = 0V, T_a = -20 \sim +75^\circ C)$

PARAMETER		SYMBOL	MIN	MAX	CONDITION	UNIT
Enable Cycle Time		t_{CYCE}	1.4	—	fig.2	us
Enable Pulse Width	"High" level	P_{WEH}	500	—		
Enable Rise Time, Fall Time		t_{Er}, t_{Ef}	—	20		ns
Set up Time	RS, R/W, E	t_{AS}	70	—		
Address Hold Time		t_{AH}	10	—		
Data Delay Time		t_{DDR}	—	600		
Data Hold Time		t_{DHR}	20	—		

Timing Characteristics (Read operation)


 fig. 2 The timing characteristics of the bus read operating sequence.
 (Read from NJU6468 to MPU)

• Segment extension Timing Characteristics

 $(V_{DD} = 5.0V \pm 10\%, V_{SS} = 0V, T_a = -20 \sim +75^\circ C)$

PARAMETER		SYMBOL	MIN	MAX	CONDITION	UNIT
Clock Pulse Width	"High" level	t_{CWH}	800	—	fig.3	ns
	"Low" level	P_{CWL}	800	—		
Clock Set up Time		t_{CSU}	500	—		
Data Set up Time		t_{SU}	300	—		
Data Hold Time		t_{DH}	300	—		
M Delay Time		t_{DM}	-1000	1000		
Clock rise Time, Fall Time		t_{ct}	—	100		

• Segment extension Timing Characteristics

 $(V_{DD} = 3.0V \pm 10\%, V_{SS} = 0V, T_a = -20 \sim +75^\circ C)$

PARAMETER		SYMBOL	MIN	MAX	CONDITION	UNIT
Clock Pulse Width	"High" level	t_{CWH}	800	—	fig.3	ns
	"Low" level	P_{CWL}	800	—		
Clock Set up Time		t_{CSU}	500	—		
Data Set up Time		t_{SU}	300	—		
Data Hold Time		t_{DH}	300	—		
M Delay Time		t_{DM}	-1000	1000		
Clock rise Time, Fall Time		t_{ct}	—	100		

Interface signals with extension driver NJU6407C/07CR






fig.3

DB₀ to DB₇ load circuit


Segment extension signal load circuit



• Power Supply Condition when using the internal initialization circuit

 ($V_{DD} = 5.0V \pm 10\%$, $V_{SS} = 0V$, $T_a = -20 \sim +75^\circ C$)


PARAMETER	SYMBOL	MIN	MAX	CONDITION	UNIT
Power Supply Rise Time	$t_{r,CC}$	0.1	10	—	ms
Power Supply OFF Time	t_{OFF}	1	—		

• Power Supply Condition when using the internal initialization circuit

 ($V_{DD} = 3.0V \pm 10\%$, $V_{SS} = 0V$, $T_a = -20 \sim +75^\circ C$)

PARAMETER	SYMBOL	MIN	MAX	CONDITION	UNIT
Power Supply Rise Time	$t_{r,CC}$	0.1	5	—	ms
Power Supply OFF Time	t_{OFF}	1	—		

Since the internal initialization circuits will not operate normally unless the above conditions are met, in such a case initialize by instruction.
 (Refer to initialization by the instruction)



$$V_{DD}=5V \text{ --- } 0.1ms \leq t_{r,CC} \leq 10ms$$



$$t_{OFF} \geq 1ms$$

$$V_{DD}=3V \text{ --- } 0.1ms \leq t_{r,CC} \leq 5ms$$

t_{OFF} specifies the power off time in a short period off or cyclical on/off.



■ LCD DRIVING WAVE FORM

1/8 Duty Driving



■ LCD DRIVING WAVE FORM


1/11 Duty Driving



5

■ LCD DRIVING WAVE FORM

1/16 Duty Driving




APPLICATION CIRCUITS
(1) Interface with LCD Panel
(1-1) Character and Number of Display Line

The NJU6468 can display both of 5 x 7 dots font with cursor and 5 x 10 dots font with cursor.


The number of display line is up to two lines for 5 x 7 dots font and one line for 5 x 10 dots font. Therefore, the common line must be of the following 3 types according to the line number and font combination.

Line Number	Character Font	Common Line	Duty Ratio
1	5 x 7 dots + Cursor	8	1/8
1	5 x 10 dots + Cursor	11	1/11
2	5 x 7 dots + Cursor	16	1/16


Display line number and character font can be selected by the user programming (refer Table 4.).

(1-2) Connection between NJU6468 and LCD panel


(a) 5x7 Dot 8-character 1-line example (1/4 bias, 1/8 duty)



(b) 5x10 Dot 8-character 1-line example (1/4 bias, 1/11 duty)




(c) 5x7 Dot 8-character 2-line example (1/5 bias, 1/16 duty)

One NJU6468 can drive up to 8 characters for one line and up to 16 characters for two lines because of 1 character is driven by 5 segment lines.


Unused common terminals mentioned in the above example (a) and (b) always output non-select signals.

If the LCD panel has unused column electrode, following connection can avoid bad influence of cross-talk etc. occurred by floating condition.




(1-3) Other matrix LCD panel connection example

Following 16-character 1-line and 4-character 2-line displays are also available.



(a) 5x7 16-character 1-line example (1/5 bias, 1/16 duty)



(b) 5x7 4-character 2-line example (1/4 bias, 1/8 duty)


(2) Connection with extension driver NJU6407C/07CR example

The NJU6468 can extend its display capacity by connecting NJU6407C/07CR as extension Driver. In this application, the NJU6407C/07CR is used as a segment driver.

The control signal CL₁, CL₂, M and D for NJU6407C/07CR are supplied from the NJU6468 and power source is common with NJU6468.


The maximum connecting unit number of NJU6407C/07CR is up to 9 for one line display (duty ratio 1/8 or 1/11) and up to 4 for 2 lines display (duty ratio 1/16). The maximum display capacity is limited to 80 characters which is the maximum memory capacity of NJU6468.

1-line display, 2-line display, 5 x 7 dots font and 5 x 10 dots font application require same connections shown below.



5

(3) 8-bit MPU interface example (Full application circuits)



* Z80[®] is trade mark of Zilog Inc.

MEMO

[CAUTION]

The specifications on this databook are only given for information, without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.