# MITSUBISHI MICROCOMPUTERS M35052-XXXSP/FP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### **DESCRIPTION**

The M35052-XXXSP/FP is TV screen display control IC which can be used to display information such as number of channels, the date and messages and program schedules on the TV screen.

In particular, owing to the built-in SYNC-SEP (synchronous separation) circuit, the synchronous correction circuit, the Decoder circuit, and to the Encoder circuit, external circuits can be decrease and character turbulence that occurs when superimposing can be reduced. The processor can conform to the EDS broadcast service and is suitable for AV systems such as VTRs, LDs, and so on.

It is a silicon gate CMOS process and M35052-XXXSP is housed in a 20-pin shrink DIP package, M35052-XXXFP is housed in a 20-pin shrink SOP package.

For M35052-001SP/FP that is a standard ROM version of M35052-XXXSP/FP respectively, the character pattern is also mentioned.

#### **FFATURES**

FEATURES
• Screen composition
32 characters X 7 lines
• Number of characters displayed
• Character composition
• Characters available 128 characters
• Character sizes available 4 (horizontal) X 4 (vertical)
Display locations available
Horizontal direction
Vertical direction
• Blinking Character units
Cycle: approximately 1 second, or approximately 0.5 seconds
Duty : 25%, 50%, or 75%
• Data input By the serial input function (16 bits)
• Coloring
Background coloring (composite video signal)
Blanking
Total blanking (14 X 18 dots)
Border size blanking
Character size blanking

Composite synchronizing signal generation (PAL, NTSC, M-PAL)


• 2 output ports (1 digital line)

Synchronizing signal

- Oscillation stop function
   It is possible to stop the oscillation for synchronizing signal generation
- Built-in half-tone display function
- Built-in reversed character display function
- Built-in Decoder (NTSC only)
- Built-in Encoder (NTSC only)
- Built-in synchronous correction circuit
- Built-in synchronous separation circuit

#### **APPLICATION**

TV, VCR, Movie






#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

### **PIN DESCRIPTION**

Symbol	Pin name	Input/ Output	Function
OSC1	Clock input	Input	This is the filter output pin 1.
TESTA	Test pin	_	This is the pin for test. Connect this pin to GND during normal operation.
CS	Chip select input	Input	This is the chip select pin, and when serial data transmission is being carried out, it goes to "L". Hysteresis input. Includes built-in pull-up resistor.
SCK	Serial clock input/ output	Input	When CS pin is "L", SIN serial data is taken in when SCK rises. Hysteresis input. Built-in pull-up resistor is included.
SIN	Serial data input	Input/ Output	This is the pin for serial input of data and addresses for the display control register and the display data memory. Also, serially outputs decode data according to the settings in the relevant registers (serial I/O).
AC	Auto-clear input	Input	When "L", this pin resets the internal IC circuit. Hysteresis input. Includes built-in pull-up resistor.
VDD2	Power pin	_	Please connect to +5V with the analog circuit power pin.
CVIDEO	Composite video signal output	Output	This is the output pin for composite video signals. It outputs 2VP-P composite video signals. In superimpose mode, character output etc. is superimposed on the external composite video signals from CVIN.
LECHA	Character level input	Input	This is the input pin which determines the "white" character color level in the composite video signal.
CVIN	Composite video signal input	Input	This is the input pin for external composite video signals. In superimpose mode, character output etc. is superimposed on these external composite video signals.
Vss	Earthing pin	_	Please connect to GND using circuit earthing pin.
EDO	Encode data output	Output	This is the output pin for encode data. It outputs three-valve data.
TESTB	Test pin	_	This is the pin for test. Connect this pin to GND during normal operation.
P0	Port P0 output	Output	This pin outputs the port output or BLNK1 (character background) signal.
P1	Port P1 output	Output	This pin outputs the port output or CO1(character) signal.
Vss	Earthing pin	_	Please connect to GND using circuit earthing pin (Analog side).
OSCIN	fsc input pin for synchronous signal generation	Input	This is the input pin for the sub-carrier frequency (fsc) for generating a synchronous signal.  A frequency of 3.580MHz is needed for NTSC, and a frequency of 4.434MHz in needed for PAL and 3.576MHz is needed for M-PAL.
CP2	Filter output	Output	Filter output pin 2.
HOR	Horizontal synchro- nizing signal input	Input	This is the input pin for external composite video signals. This pin inputs the external video signal clamped sync-chip to 1.5V, and internally carries out synchronous separation.
VDD1	Power pin	_	Please connect to +5V with the digital circuit power pin.



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### **MEMORY CONSTITUTION**

Address 0016 to EF16 are assigned to the display RAM, address F016 to F816 are assigned to the display control registers.

The internal circuit is reset and all display control registers (address F016 to F816) are set to "0" and display RAM (address 0016 to EF16) are RAM erased when the  $\overline{AC}$  pin level is "L".

Set "0" in any of DA7, DAD through DAF of addresses 0016 through EF16, and of DAE and DAF of addresses F016 through F816. Setting the blank code "FF16" as a character code is an exception. TESTn (n: a number) is MITSUBISHI test memory, so be sure to observe the setting conditions.

Bit Address	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	Remarks
0016	0	0	0	REV	BLINK	EC2	EC1	EC0	0	C6	C5	C4	C3	C2	C1	C0	
\				Reversed character	Blinking	Enc cha	ode dat racter c					Cha	racter	code			Display RAM
EF16	0	0	0	REV	BLINK	EC2	EC1	EC0	0	C6	C5	C4	C3	C2	C1	C0	
F016	0	0	TEST25	W/R	TEST11	TEST10	DECB1	DECB0	SYSEP1	SYSEP0	SEPV1	SEPV0	PTD1	PTD0	PTC1	PTC0	Port output specify and so on
F116	0	0	TEST26	DVP4	DVP3	DVP2	DVP1	DVP0	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0	Horizontal display start position and Decode position specify
F216	0	0	TEST27	EVP4	EVP3	EVP2	EVP1	EVP0	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0	Vertical display start position and Encode position specify
F316	0	0	TEST28	TEST12	EFLD1	EFLD0	DFLD1	DFLD0	VSZ21	VSZ20	VSZ11	VSZ10	HSZ21	HSZ20	HSZ11	HSZ10	Character size and Encode Decode specify
F416	0	0	TEST29	TEST14	TEST13	SPACE	DSP9	DSP8	DSP7	DSP6	DSP5	DSP4	DSP3	DSP2	DSP1	DSP0	Display mode specify
F516	0	0	TEST30	TEST19	MB/LB	TEST17	TEST16	TEST15	EQP	PALH	MPAL	INT/NON	N/P	BLINK2	BLINK1	BLINK0	Blinking specify and so on
F616	0	0	TEST31	TEST2	TEST1	TEST0	LBLACK	LIN24/32	BLKHF	BB	BG	BR	LEVEL0	PHASE2	PHASE1	PHASE0	Raster color specify
F716	0	0	TEST32	TEST24	RGBON	TEST22	CL17/18	CBLINK	CURS7	CURS6	CURS5	CURS4	CURS3	CURS2	CURS1	CURS0	Cursor display specify
F816	0	0	LEVEL1	EHP4	EHP3	EHP2	EHP1	EHP0	RAMERS	DSPON	STOP1	STOPIN	SCOR	EX	BLK1	BLK0	Control display and so on

Fig. 1 Memory constitution (M35052-XXXSP/FP)



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### **SCREEN CONSTITUTION**

The screen lines and rows are determined from each address of the display RAM. The screen consitution (24 characters X 10 lines) is shown in Figure 2 the screen constitution (32 characters X 7 lines) is shown in 3.

Rows	_	2	3	4	5	6	7	8	6	10	10 11	12	13	14	15	16	17 18	18	19	50	21	22	23	24
_	0016	0016 0116 0216 0316 0416 0516 0616 0716 0816 0916 0A16 0B16 0C16 0D16 0E16 0F16 1016 1116 1216 1316 1416 1516	0216	0316	0416	0516	0616	0716	0816	0916	0A16	0B16	0C16	0D16	0E16	0F16	1016	1116	216 1	316	416 1	516 1	1616 1	1716
2	1816	1816 1916 1A16 1B16 1C16 1D16 1E16 1F16 2016 2116 2216 2316 2416 2516 2616 2716 2816 2916 2A16 2B16 2C16 2D16 2E16 2F16	1A16	1B16	1C16	1D16	1E <sub>16</sub>	1F16	2016	2116	2216	2316	2416	2516	2616	2716	2816	2916	A16 2	B162	C162	D16	E162	F16
က	3016	3016 3116 3216 3316 3416 3516 3616 3716 3816 3916 3A16 3B16 3C16 3D16 3E16 3E16 4016 4116 4216 4316 4416 4516 4616	3216	3316	3416	3516	3616	3716	3816	3916	3A16	3B16	3C16	3D16	3E16	3F16	4016	1116 4	1216	316 4	416 4	516 4	616 4	4716
4	4816	4816 4916 4A16 4B16 4C16 4D16 4E16 4F16 5016 5116 5216 5316 5416 5516 5616 5716 5816 5916 5A16 5B16 5C165D16 5E16	4A16	4B16	4C16	4D16	4E16	4F16	5016	5116	5216	5316	5416	5516	5616	5716	5816	3916	A16 5	B165	C165	D16 5	E165	5F16
2	6016	6016 6116 6216 6316 6416 6516 6616 6716 6816 6916 6A16 6B16 6C16 6D16 6E16 6F16 7016 7116 7216 7316 7416 7516 7616	6216	6316	6416	6516	6616	6716	6816	6916	6A16	6B16	6C16	6D16	6E16	6F16	7016	7116 7	7216 7	316 7	416 7	516 7	616 7	7716
9	7816	7816 7916 7A16 7B16 7C16 7D16 7E16 7F16 8016 8116 8216 8316 8416 8516 8616 8716 8816 8916 8A16 8B16 8C16 8D16 8E16 8F16	7A16	7B16	7C16	7D16	7E16	7F16	8016	8116	8216	8316	8416	8516	8616	8716	8816	3916	A16 8	B168	C168	D16 8	E168	F16
7	9016	9016 9116 9216 9316 9416 9516 9616 9716 9816 9916 9816 9816 9816 9816 9816 98	9216	9316	9416	9516	9616	9716	9816	9916	9A16	9B16	9C16	9D16	9E16	9F16	A016/	\116 A	√216 A	316A	416 A	516 A	616 A	716
∞	A816	A816 A916 AA16 AB16 AC16 AD16 AE16 AF16 B016 B116 B216 B316 B416 B516 B616 B716 B816 B916 BA16 BB16BC16 BD16 BE16	AA16	AB16	AC16	AD16	AE16	AF16	) B016	B116	B216	B316	B416	B516	B616	B716	B816	3916E	A16B	B16B	C16B	D16B	E16B	BF16
ဝ	C016	C016 C116 C216 C316 C416 C516 C616 C716 C816 C916 CA16 CB16 CC16 CD16 CE16 CF16 D016 D116 D216 D316 D416 D516 D616 D716	C216	C316	C416	C516	C616	C716	C816	C916	CA16	CB16	CC16	CD16	CE16	CF16[	<b>J</b> 016	)116	)216	316D	416D	516 D	0616 □	716
10	D816	D816D916DA16DB16DC16DD16DE16DF16 E016 E116 E216 E316 E416 E516 E616 E716 E816E916 EA16 EB18EC16ED16 EE16 EF16	DA16	DB16	DC16	DD16	DE16	DF16	E016	E116	E216	E316	E416	E516	E616	E716	E816	316 E	A16E	B16E	C16E	D16	E16	F16
Note	Note: The hexadecimal numbers in the boxes show the display RAM address.	hexa	decir	mal n	nmbe	ers in	the b	oxes	show	, the c	lispla	y RAľ	M adc	lress.										

Fig. 2 Screen constitution (24 characters X 10 lines)

32	0016 0116 0216 0316 0416 0516 0616 0716 0816 0916 0A16 0B16 0C16 0D16 0E16 0F16 1016 1116 1216 1316 1416 1516 1616 1716 1816 1816 1816 1816 1B16 1C16 1D16 1E16 1F16	2016 2116 2216 2316 2416 2516 2616 2716 2816 2916 2816 2816 2816 2816 2816 2816 2816 28	816 4916 4A16 4B16 4C16 4D16 4E16 4F16 5016 5116 5216 5316 5416 5516 5616 5716 5816 5916 5A16 5B16 5C16 5D16 5E16 5F16	6016 6116 6216 6316 6416 6516 6616 6716 6816 6916 6A16 6B16 6C16 6D16 6E16 6F16 7016 7116 7216 7316 7416 7516 7616 7716 7816 7816 7816 7816 7816 78	9F16	A016 A116 A216 A316 A416 A516 A616 A716 A816 A916 AA16 AB16 AC16 AD16 AE16 AF16 B016 B116 B216 B316 B616 B516 B616 B916 B916 BB16 BC16 BD16 BE16 BF16	C016 C116 C216 C316 C416 C516 C616 C716 C816 C916 CA16 CB16 CC16 CD16 CF16 D016 D116 D216 D316 D416 D516 D616 D716 D816 D916 D816 D816 D616 DD16 DF16 DF16	
31	1E16	3E16	5E16	7E16	9E16	BE 16	DE16	
30	1D16	3D16	5D16	7D16	9D16	BD16	DD16	
29	1C16	3C16	5C16	7C16	9C16	BC16	DC16	
28	1B16	3B16	5B16	7B16	9B16	BB16	DB16	
27	1A16	3A16	5A16	7A16	9A16	BA16	DA16	
26	1916	3916	5916	7916	9916	B916	) D916	
25	1816	3816	5816	7816	9816	B816	D816	
24	1716	3716	5716	37716	9716	B716	3D716	
23	1616	3616	5616	3 7616	9616	B616	3D61	
22	3 1516	3516	5516	3 7516	9216	B510	6 D51(	
21	3 1416	3410	5410	3 7416	9410	6 B41	6D41	
20	6 1316	93316	6 531	6 7316	9316	6 B31	6 D31	
19	121	3216	5210	3 7216	9216	6 B21	6 D21	
17 18	91116	911(	511	6 7116	9116	6 B11	6D11	
17	101	9301	6 501	6 701	6 901	6 B01	6D01	
16	6 OF1	6 2F1	6 4F1	6 6F1	6 8F1	6AF1	6CF1	
15	6 OE1	62E1	6 4E1	6 6E1	6 8E1	6AE1	eCE1	ess.
13   14	6001	62D1	6 4D1	66D1	68D1	6АД1	eCD1	addr
13	600	62C1	6 4C1	66	68C1	16AC1	SC e	show the display RAM address
10 11 12	6 0B1	6 2B1	6 4B1	6 <b>6B</b> 1	6 8B1	6AB	16CB	splay
	60A1	62A1	6 4A1	6 6A1	6 8A1	I6AA	le CA	he di
-	6 091	6 291	6 491	6 691	6 891	16 A91	16C91	how t
6	6 081	6 281	6 481	6 681	6 881	6 A81	6C8	
	6 071	6 271	6 471	6 671	6 871	16 A7	16 C7	od ər
	190 91	16 261	16 461	16 661	16 861	16 A6	16 C 6	s in t
9	16 05	16 25	16 45	16 65	16 85	16 A5	16 C5	mber
	16 04	16 24	16 44	16 64	16 84	16 A4	16 C4	 าลl nu
4	16 031	16 231	16 431	16 631	16 834	16 A3	16 C3	decin
 ——	16 021	16 221	16 421	16 621	16 821	16 A2	16 C2	hexa
2	16 011	16 211	4016 4116 4216 4316 4416 4516 4616 4716 4	16 611	8016 8116 8216 8316 8416 8516 8616 8716 8816 8916 8816 8816 8816 8816 8816 88	16 A1	16 C1	The
ws /:-	90	201	401	604	801	AO	Ö	Notes 1. The hexadecimal numbers in the boxes
Rows	_	7	3	4	2	9	7	N

The reconsecting frameworks and wine display from address.
 When 32 characters X 7 lines are displayed, set blank code "FF16" to character code of addresses E016 to EF16.





# **Display RAM DESCRIPTION**

Display RAM Address 0016 to EF16

DA	Name		Contents	Remarks
0~C	Iname	Status	Function	Remarks
0	C0	0	Set ROM-held character code of a character needed	
0	(LSB)	1	to display.	
4	C1	0	_	
1	Ci	1	-	
2	C2	0	-	
2	02	1	-	
3	C3	0	-	
3	0.3	1	-	
4	C4	0		
4	04	1		
5	C5	0		
3	03	1		
6	C6	0		
U	(MSB)	1		
7		0	Set to "0" during normal operation	(Note 2)
,		1	Can not be used	
8	EC0	0	When EFILD1, 0=1, 0 or 0, 1, set code of the data	Refer to encode function.
	200	1	needed to encode.	
9	EC1	0	When RGBON=1, set background color by character unit.	Refer to supplemental explanation (4).
		1		
Α	EC2	0		
		1		
В	BLINK	0	No blinking	Refer to BLINK2 to 0
		1	Blinking	(address F516)
С	REV	0	Normal character	
Ŭ	112	1	Reversed character	

Notes 1. Resetting at the  $\overline{AC}$  pin RAM-erases the display RAM, and the status turns as indicated by the mark  $\bigcirc$  around in the status column.

2. Set to "1" only when you set a blank code.



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

# Display control register

#### (1) Address F0<sub>16</sub>

DA	Register			С	ontents		Remarks
0~D	Register	Status			Functio	n	- Kemarks
0	PTC0	0	PC	output (port	0)		Port output control
U	PICO	1	BL	.NK1 output			
4	DTO4	0	P1	output (port	1)		
1	PTC1	1	CC	D1 output			Refer to supplemental explanation (5)
	DTDO	0	lt i	s negative po	larity at P0 ou	tput "L", BLINK1 output.	Control the port data
2	PTD0	1	lt i	s positive pola	arity at P0 out	put "H", BLINK1 output.	
	5754	0	lt i	s negative po	larity at P01 c	output "L", CO1 output.	_
3	PTD1	1	lt i	s positive pola	arity at P01 ou	utput "H", CO1 output.	Refer to supplemental explanation (5)
		0		should be fixe		· · · · · · · · · · · · · · · · · · ·	Specifies the vertical synchronous
4	SEPV0	1	+	an not be used			separation criterion
		0	lt s	should be fixe	d to "0".		_
5	SEPV1	1	Ca	an not be used	d.		Refer to supplemental explanation (1)
		0		SYSEP1	SYSEP0	Bias potential	Specifies the sync-bias potential
6	SYSEP0	1	-	0	0	Can not be used.	
		0	1	0	1	Can not be used.	
7	SYSEP1	1	1	1	0	1.75 <b>µ</b> Can not be used.	
		0		DECB1	DECB0	Bias potential	Specifies the decoding bias
8	DECB0	1	1	0	0	2.35 <b>µ</b>	potential
		0	-	0	1	Can not be used.	
9	DECB1	1	-	1	0	Can not be used. Can not be used.	
		0	Ca	n not be used	I	Carriot be acca.	
Α	TEST10	1	+	should be fixe			-
		0	+	should be fixe			
В	TEST11	1	-	n not be used			-
		<u>'</u>	-	out data from			Control data I/O
		0	1111	out data iloili	Silv pili		Control data I/O
С	W/R		0.	itput data fron	n SINI nin (No	to 2)	Refer to decode data output
		1		iipui uaia IIOI	ii Siiv piii (NO	IG 2)	timing.
D	TEST25	0	lt s	should be fixe	d to "0".		
D	1123123	1	Ca	n not be used	d.		

**Notes 1.** The mark  $\bigcirc$  around the status value means the reset status by the "L" level is input to  $\overline{AC}$  pin.



<sup>2.</sup> Not necessary to release after setting W/R to "1". Turn CS to "H" to switch over to input mode.

#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### (2) Address F1<sub>16</sub>

DA	Register		Conte	ents		Remarks
0~D	Register	Status		Function	on	Remarks
0	HP0	0	Let horizontal display	y start po	osition be HS,	Set the horizontal display start
	(LSB)	1			HOR	position by use of HP7 through HP0. HP7 to HP0 = (00000000)
1	HP1	0		3)		to (00001111) setting is
<u>'</u>	111 1	1				forbidden.
2	HP2	0		-		
	2	1			() vs	
3	HP3	0			<b>V</b> 1 2	It can be set this up to 240 steps in increments of one T.
	111 3	1	VERT	<b>&lt; &gt;</b>	Character	in increments of one 1.
4	HP4	0	<u></u>	HS	displaying	
	111 4	1			area	
5	HP5	0				
	111 3	1				
6	HP6	0				
	1110	1	T: The	oscillati	on cycle of display clock	
7	HP7	0				
	(MSB)	1				
8	DVP0	0	Let the slice lines be	DVS,		Set the slice lines (horizontal
	(LSB)	1				scanning lines) under decoding by use of DVP4 through DVP0.
9	DVP1	0	DVS = $\sum_{n=0}^{4} 2^n$ DVPn+6			DVP4 to DVP0 = (00000) to
	DVII	1				(00011) setting is forbidden.
А	DVP2	0				Thus, it can be defined a setting
	DVIZ	1				up to 26 steps covered by a
В	DVP3	0				range from line 10 to line 35.
	DVF3	1				Refer to supplemental explanation (2) about slice lines
С	DVP4	0				(DVS).
	(MSB)	1	It should be fixed to	"0".		
D	TEST26	0	Can not be used.			
	1E3120	1				



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### (3) Address F2<sub>16</sub>

DA	Register		Contents		Remarks
0~D	Negistei	Status	Function		IVEIIIAINS
0	VP0	0	Let vertical display start position b		cal display start
U	(LSB)	1	, HOR		use of VP7 through VP0 = (00000000)
1	VP1	0	$HS = T \times \sum_{n=0}^{7} 2^{n} Vpn$	to (0000011)	
ı	VPI	1	11-0	forbidden.	, -
2	VP2	0			
2	VP2	1	_		t this up to 249 steps
2	\/D2	0		in increment	ts of one H.
3	VP3	1	N HS dis		
4	\/D4	0	HS Ch		= (00000000) to setting is forbidden.
4	VP4	1	l l uis	area	setting is forbidden.
_	\/D5	0			
5	VP5	1			
	) (D0	0			
6	VP6	1			
_	VP7	0	H: The oscillation synchronous s	cycle of horizontal gnal	
7	(MSB)	1	,		
0	EVP0	0	Let the encode lines be EVS,		es (horizontal
8	(LSB)	1			es) under encoding /P4 through EVP0.
	E) (D4	0	$DVS = \sum_{n=0}^{4} 2^{n} EVpn + 6$		P0 = (00000) to
9	EVP1	1	n=0		ing is forbidden.
	E) (DO	0			be defined a setting
Α	EVP2	1			ps covered by a ine 10 to line 35.
	E)/D0	0		Refer to sup	
В	EVP3	1		explanation	(2) about the encode
	EVP4	0		lines (EVS).	
С	(MSB)	1			
	TEOTOT	0	It should be fixed to "0".		
D	TEST27	1	Can not be used.		



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### (4) Address F316

DA	Register			С	ontents		Remarks
0~D	Register	Status			Function	on	Remarks
0	110740	0		HSZ11	HSZ10	Horizontal direction size	Character size setting in the
0	HSZ10	1		0	0	1T/dot	horizontal direction for the first
		0	+	0	1	2T/dot	line.
1	HSZ11			1	0	3T/dot	
		1		1	1	4T/dot	
2	HSZ20	0		HSZ21	HSZ20	Horizontal direction size	Character size setting in the
2	H3ZZ0	1		0	0	1T/dot	horizontal direction for the 2nd
			1	0	1	2T/dot	line to 10th line.
3	HSZ21	0		1	0	3T/dot	
		1		1	1	4T/dot	
	\(\alpha\)	0		VSZ11	VSZ10	Vertical direction size	Character size setting in the
4	VSZ10	1		0	0	1H/dot	vertical direction for the first line.
			-	0	1	2H/dot	
5	VSZ11	0		1	0	3H/dot	
Ü		1		1	1	4H/dot	
_	1/0700	0		VSZ21	VSZ20	Vertical direction size	Character size setting in the
6	VSZ20	1	1	0	0	1H/dot	vertical direction for the 2nd line
			-	0	1	2H/dot	to 10th line.
7	VSZ21	0		1	0	3H/dot	
•		1		1	1	4H/dot	
	DEI Do	0		DFLD1	DFLD0	Field detection	Specifies the field determination
8	DFLD0	1		0	0	OFF	procedure in relation to the
				0	1	The first field	Decoding functions.
9	DFLD1	0		1	0	The second field	Refer to supplemental
		1		11	1	Can not be used	explanation (2).
^	EEU DO	0		EFLD1	EFLD0	Field detection	Specifies the field determination
Α	EFILD0	1		0	0	OFF	procedure in relation to the
			-	0	1	The first field	Encoding functions.
В	EFLD1	0	┦	1	0	The second field	Refer to supplemental
		1		1	1	Can not be used	explanation (2).
	TECTAC	0	It shou	uld be fixe	d to "0".		
С	TEST12	1	Can n	ot be used	d.		
		0	It shou	uld be fixe	d to "0".		
D	TEST28	1	Can n	ot be used	d.		



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### (5) Address F416

DA	Register			Co	ntents		Remarks
0~D	Register	Status			Function		Remarks
0	DSP0	0					Set the display mode of line 1.
U	DSPU	1	1		1		
4	DCD4	0	BLK1	BLK0	DSPn= "1"	DSPn= "0"	Set the display mode of line 2.
1	DSP1	1	0	0	Matrix-outline border size	Matrix-outline size	
0	DODO	0	0	1	Border size	Character size	Set the display mode of line 3.
2	DSP2	1	1 1	0	Matrix-outline size	Border size	
	D0D0	0	1	1	Character size	Matrix-outline size	Set the display mode of line 4.
3	DSP3	1			BLK0 and BLK1 (a		
	D0D4	0			eneric name for [	OSP0 to DSP9.  olled independently.	Set the display mode of line 5.
4	DSP4	1		) 10 D3P	9 are each contro	шеа шаерепаетиу.	
		0					Set the display mode of line 6.
5	DSP5	1					
		0					Set the display mode of line 7.
6	DSP6	1					
_		0					Set the display mode of line 8.
7	DSP7	1					
		0					Set the display mode of line 9.
8	DSP8	1					
		0					Set the display mode of line 10
9	DSP9	1					
		0	Normal d	isplay			Put a space line between line 2
Α	SPACE	1	Put a spa		etween line 2 and d line 9.	l line 3, and	and line 3 in displaying 32 characters.
		0	It should				
В	TEST13	1	Can not b	e used.			
		0	It should	be fixed	to "0".		
С	TEST14	1	Can not b	e used.			
		0	It should	be fixed	to "0".		
D	TEST29	1	Can not b				



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### (6) Address F516

DA	Pagiator			С	ontents		Demonto
0~D	Register	Status			Functio	on	Remarks
	DI INIKO	0		BLINK0	BLINK1	Duty	Blinking duty ratio can be
0	BLINK0	1		0	0	Blinking off	altered. (Note)
		(0)		0	0	25% 50%	
1	BLINK1	1		1	1	75%	
0	DUNIKO	0		vision of vert		nizing signal into 1/64. d.	Blinking cycle can be altered.
2	BLINK2	1		vision of vert		nizing signal into 1/32. ond.	
0	N/P	0	N.	TSC, M-PAL m	node		Refer to register MPAL
3	IN/P	1	PA	AL mode			
4	INIT/NIONI	0	In	terlace			Scanning lines control (only in
4	ĪNT/NON	1	N	on interlace			internal synchronization)
5	MPAL	0 1		N/P 0 0 1	MPAL 0 1 0	Synchronous mode  NTSC  M-PAL  PAL  Not available	Synchronizing signal is selecte with this register and N/P register.
6	PALH	1		PALH 0	0 1 0 1 0	Number of scanning lines 625H lines 626H lines 627H lines 628H lines	It should be fixed to "0" at NTS
7	EQP	0	No	ot include the	equivalent pu	lse.	Effective only at non-interlace
,	Lai	1	In	clude the equi	valent pulse.		
8	TEST15	0	lt :	should be fixed	d to "0".		
O	123113	1	Ca	an not be used	l.		
	TEOT40	0	lt :	should be fixed	d to "0".		
9	TEST16	1	Ca	an not be used	l.		
		0	lt :	should be fixed	d to "0".		
Α	TEST17	1	Ca	an not be used	l.		7
		0	O	utput from MS	B side		Setting the decode data output
В	MB/LB	1	O	tput from LSE	3 side		form
		0	lt :	should be fixed	d to "0".		
С	TEST19	1	Ca	an not be used	I.		
D	TEST30	0	lt :	should be fixed	d to "0".		
		1	Li	an not be used	1.		

Note. To flash a character, set 1 to DAB (the flash bit) of the display RAM.



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### (7) Address F616

DA DA				(	Contents			
0~D	Register	Status			Fur	nction		Remarks
0	DUACEO	0		PHASE2	PHASE1	PHASE0	Raster	Raster color setting Refer to supplemental
0	PHASE0	1		0	0	0	Black	explanation (3) about video
				0	0	1	Red	signal level
		0		0	1	0	Green	
1	PHASE1			0	1	1	Yellow	
		1		1	0	0	Blue	
				1	0	1	Magenta	
2	PHASE2	0		1	1	0	Cyan	
_		1		1	1	1	White	
3	LEVEL0	0	Inter	nal bias off				Generates bias potential for
	22,7220	1	Inter	nal bias on				composite video signals
		0		BB	BG	BR	Character back- ground color	Character background color setting.
4	BR			0	0	0	Black	Refer to supplemental
		1		0	0	1	Red	explanation (3) about video
		0		0	1	0	Green	signal level
5	BG			0	1	1	Yellow	
		1		1	0	0	Blue	
				1	0	1	Magenta	
6	ВВ	0		1	1	0	Cyan	
Ü		1		1	1	1	White	
7	BLKHF	0	The I	nalftone dis	splaying "C	DFF" in sup	perimpose	This register is available in the
,	BERTIE	1	The I	nalftone dis	splaying "C	ON" in supe	erimpose	superimpose displaying only. (Note
8	LIN24/32	0	24 cł	aracters ×	10 lines	display		"1" setting is forbidden under
	LIINZ4/32	1	32 cł	aracters 🗴	7 lines di	splay		encoding.
9	LBLACK	0	Blanl	king level I	2.3V			Set a blackness level
9	LBLACK	1	Blanl	king level I	I 2.1V			
А	TEST0	0	It sho	uld be fixe	ed to "0".			
Γ\	12010	1	Can	not be use	d.			
В	TEST1	0	It sho	ould be fixe	ed to "0".			
	12011	1	Can	not be use	d.			
С	TEST2	0						
	. 2012	1	Can	not be use	d.			
D	TEST31	0	Can	not be use	d.			
_	. 23.3.	1	It sho	ould to be f	ixed to "1"			

**Note.** It is neccessary to input the external composite video signal to the CVIN pin, and externally connect a 100 to  $200\Omega$  register in series.



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### (8) Address F716

DA	Register		Contents	Domorko
0~D	Register	Status	Function	Remarks
0	CUR0	0	Let cursor displaying address be CURS,	Set the cursor displaying
U	CORO	1		address by use of CUR7 through CUR0.
1	CUR1	0		
'	COICI	1	$CURS = T \times \sum_{n=0}^{7} 2^{n} CURn$	CUR7 to CUR0 (11110000) setting is forbidden under 24
2	CUR2	0		characters display.
2	COINZ	1		CUR7 to CUR0 (11100000)
3	CUR3	0		setting is forbidden under 32 characters display.
	0010	1		Set CUR7 to CUR0 = (11111111)
4	CUR4	0		under cursor is not be displayed.
•	00111	1		The cursor displaying address
5	CUR5	0		(CURS) is correspond to display construction.
	00.10	1		COTION CONOTI.
6	CUR6	0		
	00.10	1		
7	CUR7	0		
		1		
8	CBLINK	0	No blinking	The cursor blinking setting
		1	Blinking	
9	CL <del>17</del> /18	0	Cursor displaying at the 17th dot by vertical direction.	Refer to character construction.
		1	Cursor displaying at the 18th dot by vertical direction.	
Α	TEST22	0	It should be fixed to "0".	
		1	Can not be used.	
В	RGBON	0	Normal	Refer to supplemental
		1	Character background coloring	explanation (4).
С	TEST24	0	It should be fixed to "0".	
		1	Can not be used.	
D	TEST32	0	It should be fixed to "0".	-
		1	Can not be used.	



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### (9) Address F816

DA	Register		С	ontents		Remarks		
0~D	Register	Status		Function		Remarks		
0	BLK0	0	BLK1 BLK0	) DSPn= "1"	DSPn= "0"	Display mode (BLNK output) variable		
U	BLNO	1	0 0	Matrix-outline border size	Matrix-outline size Character size			
		0	1 0	Border size  Matrix-outline size	Border size			
1	BLK1	1	1 1	Character size	Matrix-outline size			
2	EX	0	External synchro			Synchronizing signal switching (Note1)		
3	SCOR	<u> </u>	Superimpose mo		(NTSC)	"1" setting is forbidden at internal synchronous or PAL, M-PAL		
4	STOPIN	<u> </u>	fsc input mode  Can not be used			mode displaying.  OSCIN oscillation control		
5	STOP1	0	Oscillation VCO Stop oscillation	for display		Control oscillation VCO for display		
6	DSPON	0	Display OFF Display ON	vee for dioplay				
7	RAMERS	<u> </u>	RAM not erased			This register does not exist (Note 3).		
8	EHP0	<u> </u>		programming star	t position be EHS,	Set encode start position by use of EHP4 through EHP0.		
9	EHP1	<u> </u>	EHS = $T \times \sum_{n=0}^{4} 2^{n}I$	EHPn+6		EHP4 to EHP0 = (00000) to (01111) is setting forbidden.		
А	EHP2	<u> </u>	_			Refer to encode function (3)		
В	EHP3	<u> </u>	-					
С	EHP4	0	-					
D	LEVEL1	0 1	Internal bias OF			Generates bias potential for decoding and synchronous separation.		

Notes 1. In dealing with the internal synchronization, cut off external video signals outside the IC. The leakage of external input video signals can be avoided.

- 2. In displaying color superimposition, enter into the OSCIN pin the fsc signal that phase-synchronizes with the color burst of the composite video signals (input to the CVIN pin).
- 3. Erases all the display RAM. The character code turns to blank-FF16, the encode data bit and the blinking bit turn to "1" respectively, and reversed character bit turns to "0".



#### Supplemental explanation about display control register

#### (1) How to effect synchronous separation from composite video signals

Synchronous separation is effected as follows depending on the width of L-level of the vertical synchronous period.

- 1. Less than 8.4 °s ······ Not to be determined to be a vertical synchronous signal.
- 2. Equal to or higher than 8.4 's but less than 15.6 's ······ When two clocks continue, if take place, it is "L" period is determined to be a vertical synchronization signal.
- 3. Equal to or higher than 15.6 's ...... It is "L" period is determined to be a vertical synchronous signal with no condition.

The determination is made at the timing indicated by V in Fig.3 either in case 2 or in case 3.




Fig. 4 The method of synchronous separation from composite video signal.

#### (2) Field definition




Fig. 5 Field definition

\*A horizontal scanning line number corresponds to slice lines DVP4 through DVP0 (address F116) and to encode lines EVP4 through EVP0 (address F216).



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

### (3) Video signal level

VDD: 5.0V, Ta: 25°C

Color	Phase ar	ngle (rad)	Brig	htness leve	l (V)	Amplitude	e ratio (to co	olor burst)
Coloi	NTSC method	PAL, M-PAL method	Min.	Тур.	Max.	Min.	Тур.	Max.
Sync-chip	_	-	1.3	1.5	1.7	-	-	-
Pedestal	_	-	1.9	2.1	2.3	-	-	-
Color burst	0	±4π/16	1.9	2.1	2.3	-	1.0	_
Black	-	-	2.1	2.3	2.5	-	-	-
Red	7π/16±2π/16	±7π/16±2π/16	2.3	2.5	2.7	1.5	3.0	4.5
Green	27π/16±2π/16	∓5π/16±2π/16	2.7	2.9	3.1	1.4	2.8	4.2
Yellow	π/16±2π/16	±π/16±2π/16	3.1	3.3	3.5	1.0	2.0	3.0
Blue	17π/16±2π/16	∓15π/16±2π/16	2.0	2.2	2.4	1.0	2.0	3.0
Magenta	11π/16±2π/16	±11π/16±2π/16	2.5	2.7	2.9	1.4	2.8	4.2
Cyan	23π/16±2π/16	∓9π/16±2π/16	2.9	3.1	3.3	1.5	3.0	4.5
White	-	-	3.1	3.3	3.5	-	-	-




Fig. 6 Bector phases

#### (4) Setting RGBON (address F716)

a) When encode is off .... EFILD1, 0 (address F316) = 0,0

Encode setting ... Not effected

RGBON = "0" ..... Sets background colors depending on BB, BG, and BR (address F616), screen by screen.

RGBON = "1" ..... Sets background colors depending on EC2 to EC0 (address 0016 to EF16), character by character. The color setting is shown below.

b) When encode is on ... EFILD1, 0 (address F316) = 0, 1 or 1, 0
 Encode setting ... Sets encode data depending on EC2 through
 EC0. (Refer to the encode functions for details.)

RGBON = "0" ..... Sets background colors depending on BB, BG and BR (address F616) screen by screen.

RGBON = "1" ..... This setting can not be used.

(When encode is on, setting RGBON to "1" results in setting both encode data and background colors depending on the same memory (EC2 through EC0), so this setting can not be used.

### **Color Setting**

EC2	EC1	EC0	Color
0	0	0	Black
0	0	1	Red
0	1	0	Green
0	1	1	Yellow
1	0	0	Blue
1	0	1	Magenta
1	1	0	Cyan
1	1	1	White

### (5) Port output and BLNK1, CO1 output




Fig. 7 Example of port control

#### (6) Setting conditions for oscillating or stopping the display clock

	at display clock operating	at display clock stop
STOP1	0	1
DSPON	1	0
CS pin	L	Н

STOP1, DSPON (Address F816)

### (7) Setting condition at LEVEL0,1

	Operation state (0	Character display)	Now-working condition (no characters are
	Internal synchronous	External synchronous	displayed)
LEVEL0	1	1	0
LEVEL1	0	1	0

LEVEL0 (address F616), LEVEL1 (address F816)

#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### **DISPLAY FORMS**

M35052-XXXSP/FP has the following four display forms as the blanking function, when CO1 and BLNK1 are output.

(1) Character size : Blanking same as the character size.

(2) Border size : Blanking the background as a size from cha-

racter.

(3) Matrix-outline size: Blanking the background as a size from all

character font size.

(4) Matrix-outline : Blanking the background as a size from all

border size character font size.

Border display.

This display format allows each line to be controlled independently, so that two kinds of display formats can be combined on the same screen.




Fig. 8 Display forms at each display mode



#### **DATA INPUT EXAMPLE**

Data of display RAM and display control registers can be set by then serial input function. Example of data setting is shown in Figure 9. Owing to automatic address increment, not necessary to enter addresses for the second and subsequent data.

In automatically, the next of address F816 is assigned to address 0016.

Fig. 9 shows an example of data serially entered.

	DA F	DA E	DA D	DA C	DA B	DA A	DA 9	DA 8	DA 7	DA 6	DA 5	DA 4	DA 3	DA 2	DA 1	DA 0	Remarks
Address (F816)	0	0	0	0	0	0	0	0	1	1	1	1	1	0	0	0	Specify address
Data (F816)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Display OFF
	0	0	0	REV	BLINK	EC2	EC1	EC0	0	C6	C5	C4	C3	C2	C1	C0	
Data (0116)	0	0	0	REV	BLINK	EC2	EC1	EC0	0	C6	C5	C4	C3	C2	C1	C0	
}					}			•			•		}				Specify address display RAM 0 to EF16.
Data (EE16)	0	0	0	REV	BLINK	EC2	EC1	EC0	0	C6	C5	C4	C3	C2	C1	CO	L1 10.
Data (EF16)	0	0	0	REV	BLINK	EC2	EC1	EC0	0	C6	C5	C4	C3	C2	C1	C0	
Data (F016)	0	0	0	W/R	0	1	0	0	1	0	0	0	PTD 1	PTD 0	PTC 1	PTC 0	
Data (F116)	0	0	0	DVP 4	DVP 3	DVP 2	DVP 1	DVP 0	HP 7	HP 6	HP 5	HP 4	HP 3	HP 2	HP 1	HP 0	
Data (F216)	0	0	0	EVP 4	EVP 3	EVP 2	EVP 1	EVP 0	VP 7	VP 6	VP 5	VP 4	VP 3	VP 2	VP 1	VP 0	
Data (F316)	0	0	0	0	EFLD 1	EFLD 0	DFLD 1	DFLD 0	VSZ 21	VSZ 20	VSZ 11	VSZ 10	HSZ 21	HSZ 20	HSZ 11	HSZ 10	Specify address
Data (F416)	0	0	0	0	0	SPACE	DSP 9	DSP 8	DSP 7	DSP 6	DSP 5	DSP 4	DSP 3	DSP 2	DSP 1	DSP 0	register F016 to F716.
Data (F516)	0	0	0	0	MB/LB	0	0	0	EQP	PALH	MPAL	INT /NON	N/P	BLINK 2	BLINK 1	BLINK 0	
Data (F616)	0	0	1	0	0	0	LBLACK	LIN 24/32	BLKHF	ВВ	BG	BR	LEVEL 0	PHASE 2	PHASE 1	PHASE O	
Data (F716)	0	0	0	0	RGBON	0	CL 17/18	CBLINK	CURS 7	CURS 6	CURS 5	CURS 4	CURS 3	CURS 2	CURS 1	CURS 0	
Data (F816)	0	0	LEVEL 1	EHP 4	EHP 3	EHP 2	EHP 1	EHP 0	RAM ERS	DSPON	STOP 1	STOP IN	SCOR	EX	BLK 1	BLK 0	Display ON

Fig. 9 Example of data setting serial input function



#### **SERIAL DATA INPUT TIMING**

- (1) The address consists of 16 bits.
- (2) The data consists of 16 bits.
- (3) The 16 bits in the SCK after the  $\overline{\text{CS}}$  signal has fallen are the address, and for succeeding input data, the address is incremented every 16 bits.




Fig. 10 Serial input timing

#### Output timing of decode data

- (1) Setting "1" in the  $\overline{W}/R$  register activates output mode.
- (2) Outputs decode data in 16 clocks of the SCK after switching over to output mode. (Don't enter the SCK for more than 16 clocks.)
- (3) Raising the  $\overline{CS}$  signal deactivates output mode. (To switch over to input mode, cause  $\overline{CS}$  to fall.)
- (4) If no data are present, or if data have already been read, 000016 is output.




Fig. 11 Decode data output timing



#### **Encode functions (effective for NTSC only)**

#### (1) Setting encode data

Setting data code (000 - 111) in EC0 through EC2 (bits DA8 through DAA) of the display RAM (addresses 0 through EF16) encodes. A sample setting and data code are shown below.




Fig. 12 An example of data code setting



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

### (2) Setting addresses

Set encode data in EC0 through EC2 of addresses (that correspond to an extent from the first character to the thirteenth character in each line as appearing on the screen.) Set "111" to EC2 through EC0 of all the addresses in which you set no encode data.

Screen																								
	The f	irst cl	narac	ter							Т	he 13	th ch	aracte	er						. The	24th	char	acter
line 1	0016	0116	0216	0316	0416	0516	0616	0716	0816	0916	0A16	0B16	0C16	0D16	0E16	0F16	1016	1116	1216	1316	1416	1516	1616	1716
line 2	1816	1916	1A16	1B16	1C16	1D16	1E16	1F16	2016	2116	2216	2316	2416	2516	2616	2716	2816	2916	2A16	2B16	2C16	2D16	2E16	2F16
line 3	3016	3116	3216	3316	3416	3516	3616	3716	3816	3916	3A16	3B16	3C16	3D16	3E16	3F16	4016	4116	4216	4316	4416	4516	4616	4716
line 4	4816	4916	4A16	4B16	4C16	4D16	4E16	4F16	5016	5116	5216	5316	5416	5516	5616	5716	5816	5916	5A16	5B16	5C16	5D16	5E16	5F16
line 5	6016	<b>61</b> 16	6216	6316	6416	6516	6616	6716	6816	6916	6A16	6B16	6C16	6D16	6E16	6F16	7016	7116	7216	7316	7416	7516	7616	7716
line 6	7816	7916	7A16	7B16	7C16	7D16	7E16	7F16	8016	8116	8216	8316	8416	8516	8616	8716	8816	8916	8A16	8B16	8C16	8D16	8E16	8F16
line 7	9016	9116	9216	9316	9416	9516	9616	9716	9816	9916	9A16	9B16	9C16	9D16	9E16	9F16	A016	A116	A216	A316	A416	A516	A616	A716
line 8	A816	A916	AA16	AB16	AC16	AD16	AE16	AF16	B016	B116	B216	B316	B416	B516	B616	B716	B816	B916	BA16	BB16	BC16	BD16	BE16	BF16
line 9	C016	C116	C216	C316	C416	C516	C616	C716	C816	C916	CA16	CB16	CC16	CD16	CE16	CF16	D016	D116	D216	D316	D416	D516	D616	D716
line 10	D816	D916	DA16	DB16	DC16	DD16	DE16	DF16	E016	E116	E216	E316	E416	E516	E616	E716	E816	E916	EA16	EB16	EC16	ED16	EE16	EF16
				•												•								

Using area for encode data setting

Useless area

Start setting data from the first line. Data set in the lines specified by registers EVP0 through EVP3 (address F216) will be encoded.


Setting data in the second and subsequent lines, it is possible to set encode data to ten consecutive lines from those secified by registers EVP0 to EVP2.

Similarly to encode line N specified by registers EVP0 through EVP2, extending encode lines to line N-1 and to line N+1, it is possible to read encode data more certainly.

Fig.13 Display monitor



### (3) Encode data output



VDD: 5.0V, Ta: 25°C

				,
Symbol	Min.	Тур.	Max.	Unit
А	-	(EHS+9)X 1/(fHX192)*	-	μs
В	-	6.5P	_	μs
С	-	2P	_	μs
D	_	1P	_	μs
E	_	16P	_	μs
Н	-	1/fH	_	μs
Voн	-	5.0	_	V
Vом	1.5	2.3	3.0	V
Vol	-	0	_	V

 $1P = 1/(fH \times 32)$ 

fH: Horizontal synchronous frequency (MHz)

\* It is possible to make a fine adjustment (in increments of 1/(fH X 192)) by use of EHS (registers EHP4 to EHP0 of address F816). (EHS≤15 setting is forbidden.)

Fig. 14 Encode data output



#### **CHARACTER FONT**

Images are composed on a 12  $\times$  18 dot matrix, and characters can be linked vertically and horizontally with other characters to allow the display the continuous symbols.

Character code "FF16" is so fixed as to be blank and to have no background, thus cannot assign a character font to this code.




Fig. 15 Character font and border

#### M35052-XXXSP/FP PERIPHERAL CIRCUIT




Fig. 16 M35052-XXXSP/FP example of peripheral circuit



#### **Precautions**

#### (1) Points to note in setting the display RAMs

a) Be careful to the edges may sway depending on the combination of character's background color and raster color.




Fig. 17 Example of display

b) If what display exceeds the display area in dealing with external synchronization, (if use double - size characters), set the character code of the addresses lying outside that display area blank code – "FF16".




Fig. 18 Example of display



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(2) Before setting registers at the starting of system, be sure to reset the M35052-XXXSP/FP by applying "L" level to the  $\overline{AC}$  pin.

#### (3) Power supply noise

When power supply noise is generated, the internal oscillator circuit does not stabilize, whereby causing horizontal jitters across the picture display. Therefore, connect a bypass capacitor between the power supply and GND.

#### (4) Synchronous correction action

When switching channel or in the special playback mode (quick playback, rewinding, and so on) of VTR, effect of synchronous correction becomes strong, and distortion of a character is apt to occur because the continuity of video signal is suddenly switched. When the continuity of video signal is out of order, erasure of displayed characters is recommended in a extreme short time to raise the quality of displayed characters.

#### (5) Notes on fsc signal input

This IC amplifies the subcarrier frequency (fsc) signal (NTSC, M-PAL system: 3.58MHz, PAL system: 4.43MHz) input to the OSCIN pin (17-pin) and generates the composite video signal internally. The amplified fsc signal can be destabilized in the following cases.

- a) When the fsc signal is outside of recommended operating conditions
- b) When the waveform of the fsc signal is distorted.
- c) When DC level in the fsc waveform fluctuates.

When the amplified signal is unstable, the composite video signal generated inside the IC is also unstable in terms of synchronization with the subcarrier and phase.

Consequently, this results in color flicker and lost synchronization when the composite video signal is generated. Make note of the fact that this may prevent a stable blue background from being formed.

#### (6) Forbidding to stop entering the fsc signal

This IC doesn't properly work if the fsc signal is not entered into the OSCIN pin (pin 17), so don't stop the fsc signal so as to work the IC. To stop the IC, turn the display off (set 0 in the register DSPON (address F816).)

#### (7) Forbidding to set data during the period in which the internal oscillation circuit stabilizes

- a) To start entering the fsc signal when its input is stopped.
- b) To start oscillating the oscillation circuit for display when its oscillation is stopped. (to assign "1" to the register STOP1 (address F816) when it is assigned "0", or the like.)
- c) To turn on the internal bias when it is turned off. (to assign "1" to the register LEVEL1 (address F816) when it is assigned "0".) There can be instances in which data are not properly set in the registers until the internal oscillation circuit stabilizes, so follow the steps in sequence as given below.
- Set "0" in the register DSPON (address F816). (the display is turned off)
- 2) Effect the settings a), b), and c) given above.

- 3) Wait 20 ms (the period necessary for the internal oscillation circuit to stabilize) before entering data.
- Set necessary data in other registers, and make the display RAM ready.



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

### **TIMING REQUIREMENTS** (Ta = -20°C to 70°C, VDD = $5\pm0.25$ V, unless otherwise noted)

Symbol	Parameter		Unit		
Symbol	i alametei	Min.	Тур.	Max.	Offic
tw(SCK)	SCK width	400	_	_	ns
tsu(CS)	CS setup time	200	_	_	ns
th(CS)	CS hold time	2	_	_	μs
tsu(SIN)	SIN setup time	200	_	_	ns
th(SIN)	SIN hold time	200	_	_	ns
tword	1 word writing time	12.8	_	_	μs

Note. When oscillation stop at register STOR1 (address F816), 1V (field term) or more of tsu(CS) and th(CS) are needed.




Fig. 19 Serial input timing requirements

#### ABSOLUTE MAXIMUM RATINGS (VDD = 5V, Ta = -20 to 70°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
VDD	Supply voltage	With respect to Vss	-0.3~6.0	V
Vı	Input voltage		Vss-0.3≤Vl≤VDD+0.3	V
Vo	Output voltage		Vss≤Vo≤Vdd	V
Pd	Power dissipation	Ta=25°C	300	mW
Topr	Operating temperature		-20~70	°C
Tstg	Storage temperature		-40~125	°C

#### RECOMMENDED OPERATING CONDITIONS (VDD = 5V, Ta = -20 to 70°C, unless otherwise noted)

Symbol	Parameter			Unit		
Gymbol			Min.	Тур.	Max.	Offic
VDD	Supply voltage		4.75	5.00	5.25	V
ViH	"H" level input voltage AC, CS, SIN, SCK, TESTA, T	ESTB	0.8XVDD	VDD	VDD	V
VIL	"L" level input voltage $\overline{AC}$ , $\overline{CS}$ , SIN, SCK, TESTA, TESTB		0	0	0.2XVDD	V
VCVIN	CVIN, HOR		_	2.0VP-P	_	V
Voscin	Input voltage OSCIN (Note)		0.3VP-P	-	4.0VP-P	V
				3.580		
foscin	Synchronous signal oscillation frequency	_	4.434	_	MHz	
			3.576			
fosc1	- Display oscillation frequency	24 charactersX10 lines	_	480 <b>X</b> fH	_	MHz
fOSC2	Display oscillation requestoy	32 charactersX7 lines	_	640×fH	_	MHz

Notes 1. Noise component is within 30mV.

#### **ELECTRICAL CHARACTERISTICS** (VDD = 5V, Ta = 25°C, unless otherwise noted)

Symbol	Parameter	Test conditions		Unit		
Symbol	Farameter	rest conditions	Min.	Тур.	Max.	UIII
VDD	Supply voltage	Ta=-20~70°C	4.75	5.00	5.25	V
IDD	Supply current	VDD=5.00V	_	30	50	mA
Voн	"H" level output voltage P0, P1, SIN	VDD=4.75V, IOH=-0.4mA	3.75	_	_	V
VoL	"L" level output voltage P0, P1, SIN	VDD=4.75V, IOL=-0.4mA	_	_	0.4	V
Rı	Pull-up resistance  AC, CS, SCK, SIN, TESTB	VDD=5.00V	10	30	100	kΩ
Voн	"H" level output voltage EDO	VDD=5.00V, IOH=-0.04mA	4.0	_	_	V
Vом	"M" level output voltage EDO	VDD=5.00V, IOM=±0.04mA	1.5	2.3	3.0	V
VoL	"L" level output voltage EDO	VDD=5.00V, IOL=0.04mA	_	_	0.4	V

#### VIDEO SIGNAL INPUT CONDITIONS (VDD = 5V, Ta = -20 to 70°C, unless otherwise noted)

Symbol	Parameter	Test conditions		Unit		
			Min.	Тур.	Max.	Offic
VIN-SC	Composite video signal input clamp voltage	Sync-chip voltage	-	1.5	-	V



<sup>2.</sup> fH: Horizontal synchronous frequency (MHz).

#### **Note for Supplying Power**

(1) Timing of power supplying to AC pin

The internal circuit of M35052-XXXSP/FP is reset when the level of the auto clear input pin  $\overline{AC}$  is "L". This pin is hysteresis input with the pull-up resistor. The timing about power supplying of  $\overline{AC}$  pin is shown in Figure 20. tw is the interval after the supply voltage becomes 0.8 X VDD or more and before the supply voltage to the  $\overline{AC}$  pin ( $\overline{VAC}$ ) becomes 0.2 X VDD or more.

After supplying the power (VDD and VSS) to M35052-XXXSP/FP, the tw time must be reserved for 1ms or more. Before starting

input from the microcomputer, the waiting time (ts) must be reserved for 500ms after the supply voltage to the  $\overline{AC}$  pin becomes 0.8 X VDD or more.

(2) Timing of power supplying to VDD1 pin and VDD2 pin The power need to supply to VDD1 and VDD2 at a time, though it is separated perfectly between the VDD1 as the digital line and the VDD2 as the analog line.




Fig. 20 Timing of power supplying to AC pin

#### PRECAUTION FOR USE

Notes on noise and latch-up

Connect a capacitor (approx. 0.1 °F) between pins VDD and Vss at the shortest distance using relatively thick wire to prevent noise and latch up.

#### ROM ORDERING METHOD

Please submit the information described below when ordering Mask ROM.

- (2) Data to be written into mask ROM ...... EPROM (three sets containing the identical data)
- (4) Program for character font generating + froppy disk in which character data is input



#### STANDARD ROM TYPE: M35052-001SP/FP

M35052-001SP/FP is a standard ROM type of M35052-XXXSP/FP Character patterns are fixed to the contents of Figure 21 to 23.




Fig. 21 M35052-001SP/FP character patterns (1)



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS




Fig. 22 M35052-001SP/FP character patterns (2)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### MASK ROM ORDER CONFIRMATION FORM

> ☐...... SDIP type (M35052-XXXSP) ☐...... SSOP type (M35052-XXXFP)

GZZ-SH00-50B<69A0>

Customer

\*Remarks

### MASK ROM ORDER CONFIRMATION FORM SCREEN DISPLAY IC M35052-XXXSP/FP MITSUBISHI ELECTRIC

SH00-50B<	-69An>							
31100 000	100/102					Mask R	OM number	
	MASK	RC	OM ORDER CONFIRMATION	FORM				
	SCR	EEI	N DISPLAY IC M35052-XXXS	SP/FP			Data :	
			MITSUBISHI ELECTRIC			t.	Section head signature	Supervisor signature
						Receipt		
						_ ≅		
					Note : I	Please fill	in all items m	arked **, 🗌
	Company			TEL	ФФ	Approva	al Verification	Framing
Customer	name			( )	Issuance signature			
	Data	Da	ite:		Issu sign			
	issued							
 Program ∖	ersion nam	e	M052R V					
<ul><li>Three Check</li></ul>	the Charac EPROMs a in the ap	re re prop	□ 27512	As submitted. (All th				
(ad (2) Att (	ddresses 00 ach the era SP/FP).	00h ise	epared by the Character Font Preto 7FFFh). Three sets of these EPR protect seals on three EPROMs.	OMs are required. Each seal bears the				-
● Write t	he checksu Checksun		ode (hexadecimal notation) for entire	EPROM areas.				
<ul><li>Select</li></ul>	the marking	ı typ	pe (Check ✓ in the appropriate box).					
	Special Ma	rk	□Fill in the Mark Specific M35052-XXXFP) and attact					P2Q-A fo
	Standard M	ark	$\square$ No writing is required.					
<ul><li>The pa</li></ul>	ckage type							

**\*● Comments**



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

GZZ-SH00-50B<69A0>

Mask ROM number

\*2.Character patterns (The patterns with the mark "#" are test patterns)


















(See the next page)

(2/6)




#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS



(3/6)




#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS



(4/6)




#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS



(5/6)



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS



(6/6)



# 20P4B (20-PIN DIP) MARK SPECIFICATION FORM

Mitsubishi IC catalog name	
Please choose one of the marking types below (A, B, C), and enter the Mitsubishi catalog name and the	ne special mark (if needed).
A. Standard Mitsubishi Mark	
Mitsubishi lot number (6-digit or 7-digit)	
Mitsubishi IC catalog nam	ne
B. Customer s Parts Number + Mitsubishi catalog name	
Customes Parts Number Note: The fonts and siz are standard Mits  Mask ROM number (3-digit)  Mitsubishi lot number (6-digit or 7-digit)  Mitsubishi IC catalog nan	re of characters subishi type.
Note1: The mark field should be written right aligned.  2: The fonts and size of characters are standard Mitsubishi type.  3: Customer s Parts Number can be up to 15 characters: Only 0 ~ 9, A ~ Z, +, —, /, (, ), &,©,. (p. 4: If the Mitsubishi logo ♣ is not required, check the box on the right.	
*	Mitsubishi logo is not required
C. Special Mark Required	
$_{\widehat{1}}$ [ $_{\mathcal{I}}$ '\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $_{\widehat{0}}$	
Note1: If the Special Mark is to be Printed, indicate the desired layout of the mark in the upper figure close as possible. Mitsubishi lot number (6-digit or 7-digit) and Mask ROM number (3-digit) and	
2: If the customer s trade mark logo must be used in the Special Mark, check the box on the right. Please submit a clean original of the logo. For the new special character fonts a clean font original (ideally logo drawing) must be submitted.	Special logo required




#### 20P2Q-A (20-PIN SSOP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).


A. Standard Mitsubishi Mark



B. Customer s Parts Number + Mitsubishi IC Catalog Name



C. Special Mark Required



Note 1 : If the Special Mark is to be Printed, indicate the desired

: If the Special Mark is to be Printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible.

4 : If the Mitsubishi logo 🛦 is not required, check the box be-

A Mitsubishi logo is not required

Mitsubishi lot number (4-digit) and Mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the Special Mark, check the box below.

Please submit a clean original of the logo.

For the new special character fonts, a clean font original (ideally logo drawing) must be submitted.


Special logo required	
Special Mark (Customer s Trade Mark)	


- Mitsubishi IC catalog name

low.



#### **PACKAGE OUTLINE**





SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS



Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

  Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples
- Misubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

  All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility or any damage, liability, or other loss resisting from these inaccuracies or errors. Please also pay attention to information published by Mitsubishi Electric Corporation assumes, including the Mitsubishi Electric Corporation assumes no responsibility of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

  Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

  Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is po

- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved
- destination.
  Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
  Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.



# REVISION DESCRIPTION LIST

# M35052-XXXSP/FP DATA SHEET

Revision Description	Rev. date
First Edition	980402
P41 20P2Q-A (20-PIN SSOP) MARK SPECIFICATION FORM B: Note 4 added	000707
	First Edition P41 20P2Q-A (20-PIN SSOP) MARK SPECIFICATION FORM