TENTATIVE

TOSHIBA CCD LINEAR IMAGE SENSOR CCD(Charge Coupled Device)

TCD136C-2

The TCD136C-2 is 520-elements × 3 color (1560 elements) CCD color linear image sensor. CCD chip covered with Red, Green and Blue Color Filters.

The sensor can be used for color copy M/C and color image scanner.



Number of Image Sensing Elements: 1560 (520 x 3 color

sequential)

Image Sensing Element Size : $12 \mu m$ by $47 \mu m$ on $63.5 \mu m$


centers

Photo Sensing Region : High sensitive pn photodiode

Clock : 2 phase

Package : 22 pin DIP

Color Filter : Red, Green, Blue




Weight: 4.9g (Typ.)

MAXIMUM RATINGS (Note 1)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Clock Pulse Voltage	Vφ		V
Shift Pulse Voltage	V _{SH}	- 0.3∼15	V
Reset Pulse Voltage	V _{RS}	-0.3~15	V
Power Supply Voltage	VOD		٧
Operating Temperature	T _{opr}	0~60	°C
Storage Temperature	T _{stg}	- 25∼85	°C

(Note 1) All voltage are with respect to SS terminals (Ground).


PIN CONNECTIONS



961001EBA2

TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

CIRCUIT DIAGRAM



PIN NAMES

147 (1412	
φ1 A	Clock (Phase 1)
φ2 A	Clock (Phase 2)
φ 2 Β	Final Stage Clock (Phase 2)
SH	Shift Gate
RS	Reset Gate
OS	Signal Output
OD	Power
SS	Ground
NC	Non Connection

961001EBA2'

The products described in this document are subject to foreign exchange and foreign trade control laws.
The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
The information contained herein is subject to change without notice.

OPTICAL / ELECTRICAL CHARACTERISTICS

(Ta = 25°C, V_{OD} = 12V, V_{ϕ} = V_{RS} = V_{SH} = 12V (PULSE), f_{ϕ} = 1MHz, t_{INT} (INTEGRATION TIME) = 10ms, LIGHT SOURCE = A LIGHT SOURCE + CM500S FILTER (t = 1.0mm), LOAD RESISTANCE = 100k Ω)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Sensitivity (Red)	R _R	1.7	2.5	3.3	V / lx·s	(Note 2)
Sensitivity (Green)	RG	1.6	2.3	3.0	V / lx·s	(Note 2)
Sensitivity (Blue)	R _B	0.6	0.9	1.2	V / lx·s	(Note 2)
Photo Response Non Uniformity	PRNU	_	<u> </u>	10	%	(Note 3)
Saturation Output Voltage	V _{SAT}	0.8	1.0	_	V	(Note 4)
Saturation Exposure	SE	<u> </u>	0.4		lx∙s	(Note 5)
Dark Signal Voltage	V _{DRK}	_	5	10	mV	(Note 6)
Dark Signal Non Uniformity	DSNU	_	_	5	mV	(Note 7)
DC Power Dissipation	PD	_	80	150	mW	
Total Transfer Efficiency	TTE	92	95	_	%	
Output Impedance	ZO	_	0.4	1.0	kΩ	
Dynamic Range	DR	T —	160	_		(Note 8)
DC Signal Output Voltage	Vos	3.0	_	8.0	V	(Note 9)

- (Note 2) Sensitivity is defined for each color of signal outputs average when the photosensitive surface is applied with the light of uniform illumination and uniform color temperature.
- (Note 3) PRNU is defined for each color on a single chip by the expressions below when the photosensitive surface is applied with the light of uniform illumination 1 and uniform color temperature.

$$PRNU = \frac{\Delta \chi}{\overline{\chi}} \times 100 \, (\%)$$

Where $\overline{\chi}$ is average of referred outputs and $\Delta \chi$ is the maximum deviation from $\overline{\chi}$. The amount of the incident light is shown below.

Red =
$$\frac{1}{2}$$
 SE
Green = $\frac{1}{2}$ SE
Blue = $\frac{1}{4}$ SE

(Note 4) V_{SAT} is defined as minimum saturation output voltage of all effective pixels.


(Note 5) Definition of SE : SE =
$$\frac{V_{SAT}}{R}$$
 (1 x·s)

(Note 6) VDRK is defined as average dark signal voltage of all effective pixels.

- (Note 7) DSNU is defined as different voltage between $V_{\mbox{\footnotesize{DRK}}}$ and $V_{\mbox{\footnotesize{MDK}}}$ when $V_{\mbox{\footnotesize{MDK}}}$ is maximum dark signal voltage.
- (Note 8) Definition of DR : DR = $\frac{V_{SAT}}{V_{DRK}}$

 $V_{\mbox{\footnotesize{DRK}}}$ is proportional to $t_{\mbox{\footnotesize{INT}}}$ (Integration Time). So the shorter $t_{\mbox{\footnotesize{INT}}}$ gets condition makes wider DR value.

(Note 9) DC output voltage is defined as follows:




OPERATING CONDITION


CHARACTERISTIC		SYMBOL	MIN.	TYP.	MAX.	UNIT
Clock Pulse Voltage	"H" Level	V _{ø1A}	11	12	13	V
	"L" Level	$V_{\phi 2A}^{\prime}$	0	0.5	0.8	V
Final Stage Clock Pulse Voltage	"H"Level	V _{¢2B}	11	12	13	V
	"L" Level		0	0.5	0.8	
Shift Pulse Voltage	"H"Level	V _{SH}	11	12	13	V
	"L" Level		0	0.5	0.8	. •
Reset Pulse Voltage	"H"Level	\/	11	12	13	· V
	"L" Level	V _{RS}	0	0.5	0.8	V
Power Supply Voltage		V _{OD}	11.4	12	13	V

CLOCK CHARACTERISTICS (Ta = 25°C)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Clock Pulse Frequency	f _∳	_	1	5	MHz
Reset Pulse Frequency	f _{RS}	_	1	5	MHz
Clock Capacitance	C_{\phiA}	_	450	700	pF
Final Stage Clock Capacitance	C _{øB}	_	20	40	pF
Shift Gate Capacitance	CSH	_	200	300	pF
Reset Gate Capacitance	C _{RS}	_	10	20	pF




TIMING REQUIREMENTS




CHARACTERISTIC	SYMBOL	MIN.	TYP. (Note 10)	MAX.	UNIT
Pulse Timing of SH and ϕ 1A	t1, t5	0	100	_	ns
SH Pulse Rise Time, Fall Time	t2, t4	0	50	_	ns
SH Pulse Width	t3	1000	5000	_	ns
ϕ 1A, ϕ 2A,B Pulse Rise Time, Fall Time	t6, t7	0	100	_	ns
RS Pulse Rise Time, Fall Time	t8, t10	0	50	_	ns
RS Pulse Width	t9	40	250	_	ns
Pulse Timing of ϕ 2B and RS	t11	0	250	_	ns
Video Data Delay Timing (Note 11)	t12	_	50	_	ns

(Note 10) TYP, is the case of f_{RS} = 1MHz. (Note 11) Load Resistance is 100k Ω_{\star}

TYPICAL PERFORMANCE CURVES



ELEMENT SHAPE Unit in mm



CAUTION

1. Window Glass

The dust and stain on the glass window of the package degrade optical performance of CCD sensor.

Keep the glass window clean by saturating a cotton swab in alcohol and lightly wiping the surface, and allow the glass to dry, by blowing with filtered dry N₂.

Care should be taken to avoid mechanical or thermal shock because the glass window is easily to damage.

2. Electrostatic Breakdown

Store in shorting clip or in conductive foam to avoid electrostatic breakdown.

3. Incident Light

CCD sensor is sensitive to infrared light.

Note that infrared light component degrades resolution and PRNU of CCD sensor.


4. Lead Frame Forming

Since this package is not strong against mechanical stress, you should not reform the lead frame. We recommend to use a IC-inserter when you assemble to PCB.

OUTLINE DRAWING

WDIP22-C-400-2.54A (A)





(Note 1) No. 1 SENSOR ELEMENT (S1) TO EDGE OF PACKAGE.

(Note 2) TOP OF CHIP TO BOTTOM OF PACKAGE.

(Note 3) GLASS THICKNES (n = 1.5)

Weight: 4.9g (Typ.)