


STB12NK80Z-S

N-CHANNEL 800V - 0.65Ω - 10.5A I²SPAK Zener-Protected SuperMESH[™]Power MOSFET

TYPE	V _{DSS}	R _{DS(on)}	ID	Pw
STB12NK80Z-S	800 V	< 0.75 Ω	10.5 A	190 W

- TYPICAL $R_{DS}(on) = 0.65 \Omega$
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- GATE CHARGE MINIMIZED
- VERY LOW INTRINSIC CAPACITANCES
- VERY GOOD MANUFACTURING REPEATIBILITY




DESCRIPTION

The SuperMESH[™] series is obtained through an extreme optimization of ST's well established stripbased PowerMESH[™] layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh[™] products.

APPLICATIONS

 IDEAL FOR HIGH DENSITY LOW PROFILE ADAPTERS



ORDERING INFORMATION

l	SALES TYPE	MARKING	PACKAGE	PACKAGING
Ī	STB12NK80Z-S	B12NK80Z	I ² SPAK	TUBE

STB12NK80Z-S

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	800	V
V _{DGR}	Drain-gate Voltage (R_{GS} = 20 k Ω)	800	V
V _{GS}	Gate- source Voltage	± 30	V
I _D	Drain Current (continuous) at T _C = 25°C	10.5	А
ID	Drain Current (continuous) at T _C = 100°C	6.6	A
I _{DM} (•)	Drain Current (pulsed)	42	А
P _{TOT}	Total Dissipation at T _C = 25°C	190	W
	Derating Factor	1.51	W/°C
V _{ESD(G-S)}	Gate source ESD(HBM-C=100pF, R=1.5KΩ)	6000	V
dv/dt (1)	Peak Diode Recovery voltage slope	4.5	V/ns
T _j T _{stg}	Operating Junction Temperature Storage Temperature	-55 to 150	°C

(•) Pulse width limited by safe operating area

(1) $I_{SD} \leq 10.5A$, di/dt $\leq 200A/\mu s$, $V_{DD} \leq V_{(BR)DSS}$, $T_j \leq T_{JMAX}$.

(*) Limited only by maximum temperature allowed

THERMAL DATA

Rthj-case	Thermal Resistance Junction-case Max	0.66	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	62.5	°C/W
TI	Maximum Lead Temperature For Soldering Purpose	300	°C

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T_j max)	10.5	A
E _{AS}	Single Pulse Avalanche Energy (starting $T_j = 25 \text{ °C}, I_D = I_{AR}, V_{DD} = 50 \text{ V}$)	400	mJ

GATE-SOURCE ZENER DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
BV _{GSO}	Gate-Source Breakdown Voltage	Igs=± 1mA (Open Drain)	30			V

PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

ELECTRICAL CHARACTERISTICS (T_{CASE} =25°C UNLESS OTHERWISE SPECIFIED) ON/OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	800			V
IDSS	Zero Gate Voltage Drain Current (V _{GS} = 0)	V_{DS} = Max Rating V_{DS} = Max Rating, T _C = 125 °C			1 50	μA μA
IGSS	Gate-body Leakage Current (V _{DS} = 0)	$V_{GS} = \pm 20V$			±10	μA
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 100 \ \mu A$	3	3.75	4.5	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10V, I _D = 5.25 A		0.65	0.75	Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (1)	Forward Transconductance	V _{DS} = 15 V, I _D = 5.25 A		12		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V _{DS} = 25V, f = 1 MHz, V _{GS} = 0		2620 250 53		pF pF pF
C _{oss eq.} (3)	Equivalent Output Capacitance	$V_{GS} = 0V$, $V_{DS} = 0V$ to 640V		100		pF

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r	Turn-on Delay Time Rise Time			30 18		ns ns
Qg Qgs Qgd	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V _{DD} = 640V, I _D = 10.5 A, V _{GS} = 10V		87 14 44		nC nC nC

SWITCHING OFF


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(off)} t _f	Turn-off Delay Time Fall Time	$ \begin{array}{l} V_{DD} = 400 \; V, I_{D} = 5.25 \; A \\ R_{G} = 4.7\Omega \; V_{GS} = 10 \; V \\ (Resistive Load see, Figure 3) \end{array} $		70 20		ns ns
t _{r(Voff)} t _f t _c	Off-voltage Rise Time Fall Time Cross-over Time	$\label{eq:VDD} \begin{array}{l} V_{DD} = 640 \ \text{V}, \ \text{I}_{D} = 10.5 \ \text{A}, \\ R_{G} = 4.7 \Omega, \ \text{V}_{GS} = 10 \text{V} \\ (\text{Inductive Load see, Figure 5}) \end{array}$		16 15 28		ns ns ns

SOURCE DRAIN DIODE


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} (2)	Source-drain Current Source-drain Current (pulsed)				10.5 42	A A
V _{SD} (1)	Forward On Voltage	I _{SD} = 10.5 A, V _{GS} = 0			1.6	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	I_{SD} = 10.5 A, di/dt = 100A/µs V _{DD} = 100 V, T _j = 150°C (see test circuit, Figure 5)		635 5.9 18.5		ns μC Α

Note: 1. Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.
2. Pulse width limited by safe operating area.
3. C_{oss eq} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}.


Safe Operating Area




Output Characteristics




Thermal Impedance





Transfer Characteristics





STB12NK80Z-S





0.9


0.85

-50

0

150 TJ(°C)

100



Maximum Avalanche Energy vs Temperature



Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuit For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



DIM		mm.			inch	
DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
А	4.40		4.50	0.173		0.177
A1	2.50		5.70	0.098		0.106
В	0.75		0.90	0.029		0.035
B1			1.10			0.043
B2			1.60			0.063
С	0.45		0.60	0.017		0.023
C2	1.25		1.35	0.049		0.053
D	9.00		9.30	0.354		0.366
Е	10.00		10.40	0.393		0.409
G	4.90		5.30	0.192		0.208
L	16.80		17.50	0.661		0.689
L1	3.60		3.90	0.141		0.153
L2	1.22		1.42	0.048		0.056
L3	6.50		6.80	0.256		0.267

I²SPAK MECHANICAL DATA



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics All other names are the property of their respective owners

© 2004 STMicroelectronics - All Rights Reserved STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. http://www.st.com