NTD25P03L

Power MOSFET

−25 A, −30 V, Logic Level P−Channel DPAK

Designed for low voltage, high speed switching applications and to withstand high energy in the avalanche and commutation modes. The source−to−drain diode recovery time is comparable to a discrete fast recovery diode.

Typical Applications

- PWM Motor Controls
- Power Supplies
- Converters
- Bridge Circuits
- Pb−Free Package is Available

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain−to−Source Voltage	V_{DSS}	−30	V
Gate−to−Source Voltage – Continuous – Non−Repetitive (tp ≤ 10 ms)	V_{GS} V_{GSM}	±15 ±20	V Vpk
Drain Current – Continuous @ T_A = 25°C – Single Pulse (t_p ≤ 10 μs)	I_D I_{DM}	−25 −75	A Apk
Total Power Dissipation @ T_A = 25°C	P_D	75	Watts
Operating and Storage Temperature Range	T_J, T_{stg}	−55 to +150	°C
Single Pulse Drain−to−Source Avalanche Energy – Starting T_J = 25°C (V_{DD} = 25 Vdc, V_{GS} = 5.0 Vdc, Peak I_L = 20 Apk, L = 1.0 mH, R_G = 25 Ω)	E_{AS}	200	mJ
Thermal Resistance – Junction−to−Case – Junction−to−Ambient (Note 1) – Junction−to−Ambient (Note 2)	$R_{\theta JC}$ $R_{\theta JA}$ $R_{\theta JA}$	1.65 67 120	°C/W
Maximum Lead Temperature for Soldering Purposes, (1/8″ from case for 10 s)	T_L	260	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. When surface mounted to an FR4 board using 0.5 sq in pad size.
2. When surface mounted to an FR4 board using the minimum recommended pad size.

ON Semiconductor®

http://onsemi.com

$V_{(BR)DSS}$	$R_{DS(on)}$ TYP	I_D MAX
−30 V	51 mΩ @ 5.0 V	−25 A

P−Channel

MARKING DIAGRAMS

DPAK
CASE 369C
(Surface Mount)
Style 2

YWW
25P
03L

4
Drain

1
Gate
2
Drain
3
Source

DPAK
CASE 369D
(Straight Lead)
Style 2

YWW
25P
03L

4
Drain

1
Gate
2
Drain
3
Source

25P03L = Device Code
Y = Year
WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping†
NTD25P03L	DPAK	75 Units/Rail
NTD25P03LG	DPAK (Pb−Free)	75 Units/Rail
NTD25P03L1	DPAK Straight Lead	75 Units/Rail
NTD25P03LT4	DPAK	2500/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

Publication Order Number:
NTD25P03L/D

NTD25P03L

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Drain−to−Source Breakdown Voltage (Note 3) (V_{GS} = 0 Vdc, I_D = −250 µA) Temperature Coefficient (Positive)	$V_{(BR)DSS}$	−30	 −24		V mV/°C
Zero Gate Voltage Drain Current (V_{DS} = −30 Vdc, V_{GS} = 0 Vdc, T_J = 25°C) (V_{DS} = −30 Vdc, V_{GS} = 0 Vdc, T_J = 125°C)	I_{DSS}			−1.0 −100	µA
Gate−Body Leakage Current (V_{GS} = ±15 Vdc, V_{DS} = 0 Vdc)	I_{GSS}			−100	nA
ON CHARACTERISTICS (Note 3)					
Gate Threshold Voltage (V_{DS} = V_{GS}, I_D = −250 µAdc) Temperature Coefficient (Negative)	$V_{GS(th)}$	−1.0	−1.6 4.0	−2.0	V mV/°C
Static Drain−to−Source On−State Resistance (V_{GS} = −5.0 Vdc, I_D = −12.5 Adc) (V_{GS} = −5.0 Vdc, I_D = −25 Adc) (V_{GS} = −4.0 Vdc, I_D = −10 Adc)	$R_{DS(on)}$		0.051 0.056 0.065	0.072 0.080 0.090	Ω
Forward Transconductance (V_{DS} = −8.0 Vdc, I_D = −12.5 Adc)	g_{FS}		13		Mhos

DYNAMIC CHARACTERISTICS

Characteristic		Symbol	Min	Typ	Max	Unit
Input Capacitance	(V_{DS} = −25 Vdc, V_{GS} = 0 Vdc, f = 1.0 MHz)	C_{iss}		900	1260	pF
Output Capacitance		C_{oss}		290	410	
Reverse Transfer Capacitance		C_{rss}		105	210	

SWITCHING CHARACTERISTICS (Notes 3 & 4)

Characteristic		Symbol	Min	Typ	Max	Unit
Turn−On Delay Time	(V_{DD} = −15 Vdc, I_D = −25 A, V_{GS} = −5.0 V, R_G = 1.3 Ω)	$t_{d(on)}$		9.0	20	ns
Rise Time		t_r		37	75	
Turn−Off Delay Time		$t_{d(off)}$		15	30	
Fall Time		t_f		16	55	
Gate Charge	(V_{DS} = −24 Vdc, V_{GS} = −5.0 Vdc, I_D = −25 A)	Q_T		15	20	nC
		Q_1		3.0		
		Q_2		9.0		
		Q_3		7.0		

BODY−DRAIN DIODE RATINGS (Note 3)

Characteristic		Symbol	Min	Typ	Max	Unit
Diode Forward On−Voltage	(I_S = −25 Adc, V_{GS} = 0 V) (I_S = −25 Adc, V_{GS} = 0 V, T_J = 125°C)	V_{SD}		−1.0 −0.9	−1.5	V
Reverse Recovery Time	(I_S = −25 A, V_{GS} = 0 V, dI_S/dt = 100 A/µs)	t_{rr}		35		ns
		t_a		20		
		t_b		14		
Reverse Recovery Stored Charge		Q_{RR}		0.035		µC

3. Pulse Test: Pulse Width ≤ 300 µs, Duty Cycle ≤ 2%.
4. Switching characteristics are independent of operating junction temperature.

NTD25P03L

## TYPICAL MOSFET ELECTRICAL CHARACTERISTICS

**Figure 1. On−Region Characteristics**

**Figure 2. Transfer Characteristics**

**Figure 3. On−Resistance versus Drain Current and Temperature**

**Figure 4. On−Resistance versus Drain Current and Gate Voltage**

**Figure 5. On−Resistance Variation with Temperature**

Figure 6. Drain−to−Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain−gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_{G(AV)}$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP}. Therefore, rise and fall times may be approximated by the following:

$t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

$t_f = Q_2 \times R_G/V_{GSP}$

where

V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn−on and turn−off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$

$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{GSP})$

The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off−state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on−state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.


Figure 7. Capacitance Variation

**Figure 8. Gate–to–Source and Drain–to–Source Voltage versus Total Charge**

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN−TO−SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr}, due to the storage of minority carrier charge, Q_{RR}, as shown in the typical reverse recovery wave form of Figure 14. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter t_{rr}), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.


Figure 10. Diode Forward Voltage versus Current

NTD25P03L

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 μs. In addition the total power averaged over a complete switching cycle must not exceed ($T_{J(MAX)} - T_C$)/($R_{\theta JC}$).

A power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain–to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.


**Figure 11. Maximum Rated Forward Biased Safe Operating Area**

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature

TYPICAL ELECTRICAL CHARACTERISTICS

$R_{\theta JC}(t) = r(t) \, R_{\theta JC}$
D CURVES APPLY FOR POWER
PULSE TRAIN SHOWN
READ TIME AT t_1
$T_{J(pk)} - T_C = P_{(pk)} \, R_{\theta JC}(t)$

DUTY CYCLE, $D = t_1/t_2$

**Figure 13. Thermal Response**

Figure 14. Diode Reverse Recovery Waveform

NTD25P03L

PACKAGE DIMENSIONS

DPAK
CASE 369C−01
ISSUE O

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

DIM	INCHES		MILLIMETERS	
	MIN	**MAX**	**MIN**	**MAX**
A	0.235	0.245	5.97	6.22
B	0.250	0.265	6.35	6.73
C	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.180 BSC		4.58 BSC	
H	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.102	0.114	2.60	2.89
L	0.090 BSC		2.29 BSC	
R	0.180	0.215	4.57	5.45
S	0.025	0.040	0.63	1.01
U	0.020	–––	0.51	–––
V	0.035	0.050	0.89	1.27
Z	0.155	–––	3.93	–––

STYLE 2:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

⊕ | 0.13 (0.005) Ⓜ | T

SOLDERING FOOTPRINT*

6.20 / 0.244
2.58 / 0.101
5.80 / 0.228
3.0 / 0.118
1.6 / 0.063
6.172 / 0.243

SCALE 3:1   (mm / inches)

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NTD25P03L

PACKAGE DIMENSIONS

DPAK
CASE 369D–01
ISSUE O

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.235	0.245	5.97	6.35
B	0.250	0.265	6.35	6.73
C	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090 BSC		2.29 BSC	
H	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
V	0.035	0.050	0.89	1.27
Z	0.155	–––	3.93	–––

STYLE 2:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

PUBLICATION ORDERING INFORMATION