January 2000 Revised February 2000

GTLP17T616 17-Bit LVTTL/GTLP Bus Transceiver with Buffered Clock

General Description

FAIRCHILD

SEMICONDUCTOR

The GTLP17T616 is a 17-bit registered bus transceiver that provides LVTTL to GTLP signal level translation. It allows for transparent, latched and clocked modes of data flow and provides a buffered GTLP (CLKOUT) clock output from the LVTTL CLKAB. The device provides a high speed interface between cards operating at LVTTL logic levels and a backplane operation is a direct result of GTLP's reduced output swing (<1V), reduced input threshold levels and output edge rate control. The edge rate control minimizes bus settling time. GTLP is a Fairchild Semiconductor derivative of the Gunning Transistor logic (GTL) JEDEC standard JESD8-3.

Fairchild's GTLP has internal edge-rate control and is Process, Voltage, and Temperature (PVT) compensated. Its function is similar to BTL or GTL but with different output levels and receiver thresholds. GTLP output LOW level is typically less than 0.5V, the output level HIGH is 1.5V and the receiver threshold is 1.0V.

Features

- Bidirectional interface between GTLP and LVTTL logic levels
- Edge Rate Control to minimize noise on the GTLP port
- Power up/down high impedance for live insertion
- External V_{REF} pin for receiver threshold adjustability
- BiCMOS technology for low power dissipation
- Bushold data inputs on A Port eliminates the need for external pull-up resistors for unused inputs
- LVTTL compatible Driver and Control inputs
- Flow-through architecture optimizes PCB layout
- Open drain on GTLP to support wired-or connection
- A Port source/sink –24 mA/+24 mA
- B Port sink capability +50 mA
- D-type flip-flop, latch and transparent data paths
- GTLP Buffered CLKAB signal available (CLKOUT)
- -40°C to +85°C Temperature operation

Ordering Code:

Order Number	Package Number	Package Description			
GTLP17T616MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide			
GTLP17T616MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide			
Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.					

GTLP17T616 17-Bit LVTTL/GTLP Bus Transceiver with Buffered Clock

GTLP17T616

Pin Des	criptions	Connection Diagram	ı
Pin Names	Description		
OEAB	A-to-B Output Enable (Active LOW) (LVTTL levels)	0EAB - 1 LEAB - 2	56 — CEAB 55 — CLKAB
OEBA	B-to-A Output Enable (Active LOW) (LVTTL levels)	A1 3 GND 4	54 — B1 53 — GND
CEAB	A-to-B Clock/LE Enable (Active LOW) (LVTTL levels)	A2 5 A3 6	52 - B2 51 - B3
CEBA	B-to-A Clock/LE Enable (Active LOW) (LVTTL levels)	V _{CC} (3.3V) — 7 A4 — 8 A5 — 9	50 - V _{CC} (3.3V) 49 - B4 48 - B5
LEAB	A-to-B Latch Enable (Transparent HIGH) (LVTTL levels)	A5 - 9 A6 - 10 GND - 11	47 - B6 46 - GND
LEBA	B-to-A Latch Enable (Transparent HIGH) (LVTTL levels)	A7 - 12 A8 - 13	45 - B7 44 - B8
V _{REF}	GTLP Input Threshold Reference Voltage	A9 - 14 A10 - 15	43 — B9 42 — B10
CLKAB	A-to-B Clock (LVTTL levels)	A11 — 16	41 - B11
CLKBA	B-to-A Clock (LVTTL levels)	A12 — 17	40 — B12
A1–A17	A-to-B Data Inputs or B-to-A 3-STATE Outputs	GND 18 A13 19	39 — GND 38 — B13
B1–B17	B-to-A Data Inputs or A-to-B Open Drain Outputs (GTLP Levels)	A14 — 20 A15 — 21	37 — B14 36 — B15
CLKIN	B-to-A Buffered Clock Output (LVTTL levels)	V _{CC} (3.3V) — 22 A16 — 23	35 — V _{REF} 34 — B16
CLKOUT	GTLP Buffered Clock Input/Output of CLKAB (GTLP Levels)	A17 - 24 GND - 25	33 — B17 32 — GND
L		CLKIN - 26 0EBA - 27	
		LEBA - 28	30 — CLKBA 29 — CEBA

Truth Table (Note 1)

	Inputs					Mode
CEAB	OEAB	LEAB	CLKAB	Α	В	
Х	Н	Х	Х	Х	Z	Latched
L	L	L	H or L	Х	B ₀ (Note 2)	storage
L	L	L	H or L	Х	B ₀ (Note 3)	of A data
Х	L	Н	Х	L	L	Transparent
х	L	н	Х	н	н	
L	L	L	\uparrow	L	L	Clocked
L	L	L	\uparrow	н	н	storage
						of A data
н	L	L	Х	Х	B ₀ (Note 3)	Clock inhibit


Note 1: A-to-B data flow is shown. B-to-A data flow is similar but uses $\overline{\text{OEBA}}$, LEBA, CLKBA, and $\overline{\text{CEBA}}$.

Note 2: Output level before the indicated steady state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW. Note 3: Output level before the indicated steady-state input conditions were established.

Functional Description

The GTLP17T616 is a 17 bit registered transceiver containing D-type flip-flop, latch and transparent modes of operation for the data <u>path</u> and a <u>GTLP</u> translation of the CLKAB signal (CLKOUT). Data flow in each direction is controlled by the clock <u>enables</u> (CEAB and CEBA), latch enables (LEAB and LEBA), clock (CLKAB and CLKBA) and output enables (OEAB and OEBA). The clock enables (CEAB and CEBA) enables all 17 bits. The output enables (OEAB and OEBA) control the 17 bits of data and the CLKOUT/CLKIN buffered clock path. For A-to-B data flow, when CEAB is low, the device operates on the LOW-to-HIGH transition of CLKAB for the flip-flop and on the HIGH-to-LOW transition of LEAB for the latch path. That is, if CEAB is LOW and LEAB is LOW the A data is latched regardless as to the state of CLKAB (HIGH or LOW) and if LEAB is HIGH the device is in transparent mode. When OEAB is LOW the outputs are active. When OEAB is HIGH the outputs are high impedance. The data flow of B-to-A is similar except that CEAB, OEBA, LEBA and CLKBA are used.

Logic Diagram



GTLP17T616

Absolute Maximum Ratings(Note 4)

Supply Voltage (V_{CC}) DC Input Voltage (V_I)

S(Note 4) Recommended Operating -0.5V to +4.6V Conditions -0.5V to +4.6V Supply Voltage V_{CC}/V_{CCQ} 3.15V to 3.45V

	Bus Termination Voltage (V_{TT})	
.5V to +4.6V	GTLP	1.47V to 1.53V
.5V to +4.6V	V _{REF}	0.98V to 1.02V
	Input Voltage (VI)	
48 mA	on A Port and Control Pins	0.0V to V _{CC}
	on B Port	0.0V to V _{CC}
-48 mA	HIGH Level Output Current (I _{OH})	
	A Port	–24 mA
100 mA	LOW Level Output Current (I _{OL})	
	A Port	+24 mA
–50 mA	B Port	+50 mA
	Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
–50 mA		
>2000V	W which damage to the device may occur. Exposure to these con conditions beyond those indicated may adversely affect device	
C to +150°C		
	48 mA 48 mA 100 mA 50 mA 50 mA >2000V	.5V to +4.6V V _{REF} Input Voltage (V _I) 48 mA on A Port and Control Pins on B Port -48 mA HIGH Level Output Current (I _{OH}) A Port LOW Level Output Current (I _{OL}) A Port A Port -50 mA B Port -50 mA B Port -50 mA Note 4: Absolute Maximum continuous ratings a which damage to the device may accur. Exposu conditions beyond those indicated may adversel C to +150°C Functional operation under absolute maximum

Note 5: I_O Absolute Maximum Rating must be observed.

DC Electrical Characteristics

Over Recommended Operating Free-Air Temperature Range, V_{REF} = 1.0V (unless otherwise noted).

Sy	Symbol Test Condition		ns	Min	Typ (Note 6)	Max	Units	
V _{IH}	B Port			V _{REF} + 0.05		V _{TT}	V	
	Others	1		2.0			v	
VIL	B Port			0.0		V _{REF} - 0.05	V	
	Others	1				0.8	v	
V _{REF}	B Port	$V_{TT} > V_{REF} + 50 \text{ mV}$		0.25	1.0	V _{CC} - 1.2V	V	
V _{TT}	B Port	$V_{TT} > V_{REF} + 50 \text{ mV}$		V_{REF} + 50 mV	1.5	V _{CC}		
V _{IK}		V _{CC} = 3.15V	I _I = -18 mA			-1.2	V	
V _{OH}	A Port	V _{CC} = Min to Max (Note 7)	I _{OH} = -100 μA	V _{CC} -0.2				
		V _{CC} = 3.15V	I _{OH} = -18 mA	2.4			V	
			I _{OH} = -24mA	2.2				
V _{OL}	A Port	V _{CC} = Min to Max (Note 7)	I _{OL} = 100 μA			0.2	V	
		V _{CC} = 3.15V	$I_{OL} = 24mA$			0.5	v	
	B Port	V _{CC} = 3.15V	I _{OL} = 40 mA			0.4	V	
			I _{OL} = 50 mA			0.55	v	
l _l	Control Pins	V _{CC} = Min to Max (Note 7)	$V_l = 3.45V \text{ or } 0V$			±5	μA	
	A Port	$V_{CC} = 3.45V$	$V_I = 3.45V \text{ or } 0V$			±10	μΑ	
	B Port	$V_{CC} = 3.45V$	$V_{I} = 0$ to 3.45V			±5	μΑ	
I _{PU/PD}	All Ports	V _{CC} = 0 to 1.5V	$V_{I}/V_{O} = 0$ to 3.45V			±30	μΑ	
I _{OFF}	All Ports	$V_{CC} = 0$	$V_{\rm I}~\text{or}~V_{\rm O}=0$ to 3.45V			30	μΑ	
I _{I(hold)}	A Port	V _{CC} = 3.15V	$V_I = 0.8V$	75			μA	
			$V_{I} = 2.0V$			-75	μι	
I _{OZH}	A Port	$V_{CC} = 3.45V$	$V_0 = 3.45V$			10	μA	
	B Port		V _O = 1.5V			5	μι	
I _{OZL}	A Port	$V_{CC} = 3.45V$	$V_0 = 0V$			-10	μA	
	B Port		$V_{O} = 0.55V$			-5	P 1	
I _{CC}	A or B Ports	$V_{CC} = 3.45V$	Outputs HIGH			45		
(V _{CC} /V _{CCQ})		I _O = 0	Outputs LOW			45	mA	
		$V_I = V_{CC}$ or GND	Outputs Disabled			45		
∆I _{CC} (Note 8)	A Port and Control Pins	$V_{CC} = 3.45V$, A or Control Inputs at V_{CC} or GND	One Input at 2.7V		0	2	mA	

DC Electrical Characteristics (Continued)

	Symbol	Test Conditions	Min	Typ (Note 6)	Max	Units
Ci	Control Pins	$V_{I} = V_{CC} \text{ or } 0$			5.0	
	A Port	$V_I = V_{CC} \text{ or } 0$			7.0	pF
	B Port	$V_I = V_{CC} \text{ or } 0$			9.0	

GTLP17T616

Note 6: All typical values are at V_{CC} = 3.3V, V_{CCQ} = 3.3V, and T_A = 25^{\circ}C.

Note 7: For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions.

Note 8: This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

AC Operating Requirements

Over recommended ranges of supply voltage and operating free-air temperature, V_{REF} = 1.0V (unless otherwise noted).

Symbol		Test Conditions	Min	Max	Unit
f _{TOGGLE}	Max Toggle Frequency	Transparent Mode	125		MHz
f _{MAX}	Max Clock Frequency	Registered Mode	125		IVITIZ
t _{WIDTH}	Pulse Duration	LEAB or LEBA HIGH	3.0		ns
		CLKAB or CLKBA HIGH or LOW	3.0		115
t _{SU} Setup Time	Setup Time	A before CLKAB↑	0.6		
		B before CLKBA↑	1.2		ns
		A before LEAB↑	0.5		
		B before LEBA↑	1.3		
		CEAB before CLKAB↑	1.4		
	CEBA before CLKBA↑	1.2			
t _{HOLD}	Hold Time	A after CLKAB↑	0		
		B after CLKBA↑	0.2		
		A after LEAB↑	0.2		
		B after LEBA↑	0		ns
		CEAB after CLKAB [↑]	0.5		
		CEBA after CLKBA↑	0.6		

AC Electrical Characteristics

Over recommended range of supply voltage and operating free-air temperature, $V_{REF} = 1.0V$ (unless otherwise noted).

Symbol	From (Input)	To (Output)	Min	Typ (Note 9)	Max	Unit	
t _{PLH}	А	В	1.6	4.0	6.3	ns	
PHL			1.0	2.5	4.4	115	
t _{PLH}	LEAB	В	1.5	3.9	6.3	ns	
t _{PHL}			0.9	2.3	4.2	115	
PLH	CLKAB	В	1.6	4.0	6.3	-	
t _{PHL}			1.0	2.4	4.0	ns	
t _{PLH}	CLKAB	CLKOUT	2.6	5.2	7.7	ns	
t _{PHL}			1.7	3.4	6.0	115	
t _{PLH}	OEAB	B or CLKOUT	1.1	4.3	6.5		
t _{PHL}			1.0	2.0	4.3	ns	
t _{RISE}	Transition time, B		2.3				
t _{FALL}	Transition time, B	outputs (80% to 20%)		1.6		ns	
t _{RISE}	Transition Time, A	outputs (10% to 90%)		2.3		ns	
t _{FALL}	Transition Time, A	outputs (90% to 10%)		2.3		115	
t _{PLH}	В	A	1.7	2.9	4.5	ns	
t _{PHL}			1.7	3.2	5.8	115	
t _{PLH}	LEBA	A	0.3	2.5	4.6	ns	
t _{PHL}			0.4	2.5	4.6	115	
t _{PLH}	CLKBA	A	0.5	2.6	4.6	ns	
t _{PHL}			0.6	2.8	4.6	115	
t _{PLH}	CLKOUT	CLKIN	1.2	2.4	5.3	ns	
t _{PHL}			2.2	3.5	5.3	115	
t _{PZH} , t _{PZL}	OEBA	A or CLKIN	0.3	2.8	5.2		
t _{PHZ} , t _{PLZ}			0.3	2.5	5.2	ns	

Note 9: All typical values are at V_{CC} = 3.3V, and $T_A = 25^\circ C.$

AC Extended Electrical Characteristics

Over recommended ranges of supply voltage and operating free-air temperature $V_{REF} = 1.0V$ (unless otherwise noted). C_L = 30 pF for B Port and C_L = 50 pF for A Port.

G
_
<u> </u>
_
U
_
N
~
_
_
σ
•

5

Symbol	From (Input)	To (Output)	Min	Typ (Note 10)	Max	Unit
t _{OSLH} (Note 11)	A	В		0.3	1.0	ns
t _{OSHL} (Note 11)				0.3	0.6	115
t _{PVHL} (Note 12)(Note 13)	A	В			2.5	ns
t _{OSLH} (Note 11)	CLKAB	В		0.3	1.0	ns
t _{OSHL} (Note 11)				0.3	0.6	115
t _{PVHL} (Note 12)(Note 13)	CLKAB	В			2.5	ns
t _{OSLH} (Note 11)	В	A		0.3	0.5	ns
t _{OSHL} (Note 11)				0.3	0.5	115
t _{OST} (Note 11)	В	A		0.5	1.2	ns
t _{PV} (Note 12)	В	A			2.5	ns
t _{OSLH} (Note 11)	CLKBA	A		0.3	0.5	20
t _{OSHL} (Note 11)				0.3	0.5	ns
t _{OST} (Note 11)	CLKBA	A		0.5	1.2	ns
t _{PV} (Note 12)	CLKBA	A			2.5	ns
t _{PVHL} (Note 11)(Note 12)	CLKAB	CLKOUT			2.8	ns
t _{PDELLH} (Note 14)	В	CLKOUT	0		1.7	20
t _{PDELHL} (Note 14)			0		1.5	ns


Note 10: All typical values are at V_{CC} = 3.3V, and T_A = 25^{\circ}C.

Note 11: t_{OSHL}/t_{OSLH} and t_{OST} - Output to output skew is defined as the absolute value of the difference between the actual propagation delay for all outputs within the same packaged device. The specifications are given for specific worst case V_{CC} and temperature and apply to any outputs witching in the same direction either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}) or in opposite directions both HL and LH (t_{OST}). This parameter is guaranteed by design and statistical process distribution. Actual skew values between the GTLP outputs could vary on the backplane due to the loading and impedance seen by the device.

Note 12: t_{PV} - Part to part skew is defined as the absolute value of the difference between the actual propagation delay for all outputs from device to device. The parameter is specified for a specific worst case V_{CC} and temperature. This parameter is guaranteed by design and statistical process distribution. Actual skew values between the GTLP outputs could vary on the backplane due to the loading and impedance seen by the device.

Note 13: Due to the open drain structure on GTLP outputs t_{OST} and $t_{PV(LH)}$ in the A-to-B direction are not specified. Skew on these paths is dependent on the V_{TT} and R_T values on the backplane.

Note 14: tPDELLH and tPDELHL -B to CLKOUT propagation delay delta is defined as the difference between the CLKAB to CLKOUT propagation delay and the CLKAB to B propagation delays. This parameter is for a given device and is not meant to guarantee the delta between the CLKAB to CLKOUT propagation delays of one device and the CLKAB to B propagation delays of other devices. This parameter is guaranteed by design and statistical process distribution.



www.fairchildsemi.com

8

