### **MOSEL VITELIC**

# V29LC51001 1 MEGABIT (131,072 x 8 BIT) 5 VOLT CMOS FLASH MEMORY

### **PRELIMINARY**

### **Features**

- 128Kx8-bit Organization
- Address Access Time: 90 ns
- Single 5V ± 10% Power Supply
- Sector Erase Mode Operation
- 512 bytes per Sector, 256 Sectors
  - Sector-Erase Cycle Time: 10ms (Max)
  - Byte-Program Cycle Time: 30µs (Max)
- Minimum 1,000 Erase-Program Cycles
- Low power dissipation
  - Active Read Current: 20mA (Typ)
  - Active Program Current: 30mA (Typ)
  - Standby Current: 100μA (Max)
- Low V<sub>CC</sub> Program Inhibit Below 3.2V
- Self-timed program/erase operations
- CMOS and TTL Interface
- Packages:
  - 32-pin Plastic DIP
  - 32-pin PLCC


### Description

The V29LC51001 is a high speed 131,072 x 8 bit CMOS flash memory. Programming or erasing the device is done with a single 5 Volt power supply. The device has separate chip enable  $\overline{CE}$ , program enable  $\overline{WE}$ , and output enable  $\overline{OE}$  controls to eliminate bus contention.


The V29LC51001 features a sector erase operation which allows each sector to be erased and reprogrammed without affecting data stored in other sectors. The device also supports full chip erase.


# **Device Usage Chart**

Operating	Package	Outline	Access Time (ns)	Tomporatura	
Temperature Range	Р	J	90	Temperature Mark	
0°C to 70°C	•	•	•	Blank	



# Pin Configurations






# Pin Names

A <sub>0</sub> -A <sub>16</sub>	Address Inputs
I/O <sub>0</sub> –I/O <sub>7</sub>	Data Input/Output
CE	Chip Enable
ŌĒ	Output Enable
WE	Program Enable
V <sub>CC</sub>	5V ± 10% Power Supply
GND	Ground
NC	No Connect

# Functional Block Diagram



# Capacitance (1,2)

Symbol	Parameter	Test mSetup	Тур.	Max.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0	6	8	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0	8	12	pF
C <sub>IN2</sub>	Control Pin Capacitance	V <sub>IN</sub> = 0	8	10	pF

### NOTE:

- 1. Capacitance is sampled and not 100% tested.
- 2.  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5V \pm 10\%$ , f = 1 MHz.


# Latch Up Characteristics<sup>(1)</sup>

Parameter	Min.	Max.	Unit
Input Voltage with Respect to GND on A <sub>9</sub> , $\overline{\text{OE}}$	-1	+13	V
Input Voltage with Respect to GND on I/O, address or control pins	-1	V <sub>CC</sub> + 1	V
V <sub>CC</sub> Current	-100	+100	mA

### NOTE:

1. Includes all pins except  $V_{CC}$ . Test conditions:  $V_{CC} = 5V$ , one pin at a time.

### AC Test Load



3

# Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Parameter	Commercial	Unit
V <sub>IN</sub>	Input Voltage (input or I/O pins)	-2 to +7	V
V <sub>IN</sub>	Input Voltage (A <sub>9</sub> pin, $\overline{\text{OE}}$ )	-2 to +13	V
V <sub>CC</sub>	Power Supply Voltage	-0.5 to +5.5	V
T <sub>STG</sub>	Storage Temerpature (Plastic)	-65 to +125	°C
T <sub>OPR</sub>	Operating Temperature	0 to +70	°C
I <sub>OUT</sub>	Short Circuit Current <sup>(2)</sup>	200 (Max.)	mA

### NOTE:

# DC Electrical Characteristics

(over the commercial operating range)

Parameter Name	Parameter	Test Conditions	Min.	Max.	Unit
V <sub>IL</sub>	Input LOW Voltage	V <sub>CC</sub> = V <sub>CC</sub> Min.	_	0.8	V
V <sub>IH</sub>	Input HIGH Voltage	V <sub>CC</sub> = V <sub>CC</sub> Max.	2	_	V
I <sub>IL</sub>	Input Leakage Current	$V_{IN} = GND$ to $V_{CC}$ , $V_{CC} = V_{CC}$ Max.	_	±1	μΑ
I <sub>OL</sub>	Output Leakage Current	$V_{OUT} = GND$ to $V_{CC}$ , $V_{CC} = V_{CC}$ Max.	_	±10	μΑ
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = V <sub>CC</sub> Min., I <sub>OL</sub> = 2.1mA	_	0.4	V
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = V <sub>CC</sub> Min, I <sub>OH</sub> = -400μA	2.4	_	V
I <sub>CC1</sub>	Read Current	$\overline{\text{CE}} = \overline{\text{OE}} = \text{V}_{\text{IL}}, \overline{\text{WE}} = \text{V}_{\text{IH}}, \text{ all I/Os open},$ Address input = $\text{V}_{\text{IL}}/\text{V}_{\text{IH}}, \text{ at f} = \text{1/t}_{\text{RC}} \text{ Min.},$ $\text{V}_{\text{CC}} = \text{V}_{\text{CC}} \text{ Max.}$	_	40	mA
I <sub>CC2</sub>	Program Current	$\overline{CE} = \overline{WE} = VIL, \overline{OE} = V_{IH}, V_{CC} = V_{CC} Max.$	_	50	mA
I <sub>SB</sub>	TTL Standby Current	$\overline{CE} = \overline{OE} = \overline{WE} = V_{IH}, V_{CC} = V_{CC} Max.$	_	2	mA
I <sub>SB1</sub>	CMOS Standby Current	$\overline{CE} = \overline{OE} = \overline{WE} = V_{CC} - 0.3V, V_{CC} = V_{CC} Max.$	_	100	μΑ
V <sub>H</sub>	Device ID Voltage for A <sub>9</sub>	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$	11.5	12.5	V
I <sub>H</sub>	Device ID Current for A <sub>9</sub>	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}, A9 = V_{H} Max.$	_	50	μΑ

<sup>1.</sup> Stress greater than those listed unders "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>2.</sup> No more than one output maybe shorted at a time and not exceeding one second long.

# **AC Electrical Characteristics**

(over all temperature ranges)


# **Read Cycle**

Parameter		-9	0	
Name	Parameter	Min.	Max.	Unit
t <sub>RC</sub>	Read Cycle Time	90	_	ns
$t_{AA}$	Address Access Time	_	90	ns
t <sub>ACS</sub>	Chip Enable Access Time	_	90	ns
t <sub>OE</sub>	Output Enable Access Time	_	40	ns
t <sub>CLZ</sub>	CE Low to Output Active	0	_	ns
t <sub>OLZ</sub>	OE Low to Output Active	0	_	ns
t <sub>DF</sub>	Output Enable or Chip Disable to Output in High Z	0	20	ns
t <sub>OH</sub>	Output Hold from Address Change	0	_	ns


# Program (Erase/Program) Cycle

Parameter			-90		
Name	Parameter	Min.	Тур.	Max.	Unit
t <sub>WC</sub>	Program Cycle Time	90	_	_	ns
t <sub>AS</sub>	Address Setup Time	0	_	_	ns
t <sub>AH</sub>	Address Hold Time	45	_	_	ns
t <sub>CS</sub>	CE Setup Time	0	_	_	ns
<sup>t</sup> CH	CE Hold Time	0	_	_	ns
t <sub>OES</sub>	OE Setup Time	0	_	_	ns
toeh	OE High Hold Time	0	_	_	ns
t <sub>WP</sub>	WE Pulse Width	45	_	_	ns
t <sub>WPH</sub>	WE Pulse Width High	35	_	_	ns
t <sub>DS</sub>	Data Setup Time	30	_	_	ns
t <sub>DH</sub>	Data Hold Time	0	_	_	ns
t <sub>WHWH1</sub>	Programming Cycle	_	_	30	μs
t <sub>WHWH2</sub>	Sector Erase Cycle	_	_	10	ms
t <sub>WHWH3</sub>	Chip Erase Cycle	_	2	_	sec

# Waveforms of Read Cycle




# Waveforms of WE Controlled-Program Cycle



### NOTES:

- 1. PA: The address of the memory location to be programmed.
- 2. PD: The data at the byte address to be programmed.

# Waveforms of Erase Cycle<sup>(1)</sup>



### NOTES:

- 1. PA: The address of the memory location to be programmed.
- 2. PD: The data at the byte address to be programmed.
- 3. SA: The sector address for Sector Erase. Address = don't care for Chip Erase.

### **FUNCTIONAL DESCRIPTION**

### Read Cycle

A read cycle is performed by holding both  $\overline{CE}$  and  $\overline{OE}$  signals LOW. Data Out becomes valid only when these conditions are met. During a read cycle  $\overline{WE}$  must be HIGH prior to  $\overline{CE}$  and  $\overline{OE}$  going LOW.  $\overline{WE}$  must remain HIGH during the read operation for the read to complete (see Table 1).

### **Output Disable**

Returning  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$  HIGH, whichever occurs first will terminate the read operation and place the I/O pins in the HIGH-Z state.

### Standby

The device will enter standby mode when the  $\overline{\text{CE}}$  signal is HIGH. The I/O pins are placed in the HIGH-Z, independent of the  $\overline{\text{OE}}$  signal.

### Command Sequence

The V29LC51001 does not provide the "reset" feature to return the chip to its normal state when an incomplete command sequence or an interruption has happened. In this case, normal operation (Read Mode) can be restored by issuing a "non-existent" command sequence, for example Address: 5555H, Data FFH.

### Byte Program Cycle

The V29LC51001 is programmed on a byte-bybyte basis. The byte program operation is initiated by using a specific four-bus-cycle sequence: two unlock program cycles, a program setup command and program data program cycles (see Table 2).

### V29LC51001

512	
512	
•	
•	
512	
512	00000F

L51001-13

During the byte program cycle, addresses are latched on the falling edge of either  $\overline{CE}$  or  $\overline{WE}$ , whichever is last. Data is latched on the rising edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever is first. The byte program cycle can be  $\overline{CE}$  controlled or  $\overline{WE}$  controlled.

### Sector Erase Cycle

The V29LC51001 features a sector erase operation which allows each sector to be erased and reprogrammed without affecting data stored in other sectors. Sector erase operation is initiated by using a specific six-bus-cycle sequence: Two unlock program cycles, a setup command, two additional unlock program cycles, and the sector erase command (see Table 2). A sector must be first erased before it can be reprogrammed. While in the internal erase mode, the device ignores any program attempt into the device. Sector erase is completed in 10ms max. The V29LC51001 is shipped with pre-erased sectors (all bits = 1).

Table 1. Operation Modes Decoding

Decoding Mode	CE	ŌĒ	WE	A <sub>0</sub>	A <sub>1</sub>	A <sub>9</sub>	I/O
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>9</sub>	READ
Byte Write	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>9</sub>	PD
Standby	V <sub>IH</sub>	Х	Х	Х	Х	Х	HIGH-Z
Output Disable	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	Х	HIGH-Z

8

### NOTES:

- 1. X = Don't Care,  $V_{IH} = HIGH$ ,  $V_{IL} = LOW$ .  $V_{H} = 12.5V Max$ .
- 2. PD: The data at the byte address to be programmed.

### Table 2. Command Codes

Command Sequence	First Bus Program	Cycle	Second B Program		Third Bus		Fourth Bu		Fifth Bus Program	Cycle	Six Bus Program	Cycle
	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data
Read	XXXXH	F0H										
Read	5555H	AAH	2AAAH	55H	5555H	F0H	RA	RD				
Autoselect	5555H	AAH	2AAAH	55H	5555H	90H	00H	40H(3)				
							01H	60H(4)				
Byte Program	5555H	AAH	2AAAH	55H	5555H	A0H	PA	PD(2)				
Chip Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
Sector Erase	5555H	ААН	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	PA(1)	30H

### NOTES:

- 1. PA: The address of the memory location to be programmed.
- 2. PD: The data at the byte address to be programmed.
- 3. 40H: Manufacturing ID
- 4. 60H: Device ID

# Chip Erase Cycle

The V29LC51001 features a chip-erase operation. The chip erase operation is initiated by using a specific six-bus-cycle sequence: two unlock program cycles, a setup command, two additional unlock program cycles, and the chip erase command (see Table 2).

The chip erase operation is performed sequentially, one sector at a time. When the automated on chip erase algorithm is requested with the chip erase command sequence, the device automatically programs and verifies the entire memory array for an all zero pattern prior to erasure

The automatic erase begins on the rising edge of the last  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$  pulse in the command sequence and terminates 500ms later.

### Hardware Data Protection

 $V_{CC}$  Sense Protection: the program operation is inhibited when VCC is less than 2.5V.


*Noise Protection:* a CE or WE pulse of less than 5ns will not initiate a program cycle.

*Program Inhibit Protection:* holding any one of OE LOW, CE HIGH or WE HIGH inhibits a program cycle.

# Byte Program Algorithm

# Write Program Command Sequence Add/Data 5555H/AAH 2AAAH/55H Four Bus Cycle Sequence PA/PD Time Out 30µS Byte Programming

# Chip/Sector Erase Algorithm





L51001-14


Complete

# Package Diagrams


# 32-pin Plastic DIP







# 32-pin PLCC



### **MOSEL VITELIC**

### **WORLDWIDE OFFICES**

### V29LC51001

### U.S.A.

3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0952

### **HONG KONG**

19 DAI FU STREET TAIPO INDUSTRIAL ESTATE TAIPO, NT, HONG KONG PHONE: 852-2666-3307 FAX: 852-2770-8011

### **TAIWAN**

7F, NO. 102 MIN-CHUAN E. ROAD, SEC. 3 TAIPEI

PHONE: 886-2-2545-1213 FAX: 886-2-2545-1209

NO 19 LI HSIN ROAD SCIENCE BASED IND. PARK HSIN CHU, TAIWAN, R.O.C. PHONE: 886-3-579-5888 FAX: 886-3-566-5888

### **SINGAPORE**

10 ANSON ROAD #23-13 INTERNATIONAL PLAZA SINGAPORE 079903 PHONE: 65-3231801 FAX: 65-3237013

### **JAPAN**

ONZE 1852 BUILDING 6F 2-14-6 SHINTOMI, CHUO-KU TOKYO 104-0041 PHONE: 03-3537-1400 FAX: 03-3537-1402

### **UK & IRELAND**

SUITE 50, GROVEWOOD BUSINESS CENTRE STRATHCLYDE BUSINESS PARK BELLSHILL, LANARKSHIRE, SCOTI AND MIA 2010

SCOTLAND, ML4 3NQ PHONE: 44-1698-748515 FAX: 44-1698-748516

### GERMANY (CONTINENTAL EUROPE & ISRAEL)

BENZSTRASSE 32 71083 HERRENBERG GERMANY

PHONE: +49 7032 2796-0 FAX: +49 7032 2796 22

# **U.S. SALES OFFICES**

### **NORTHWESTERN**

3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0952

### **SOUTHWESTERN**

302 N. EL CAMINO REAL #200 SAN CLEMENTE, CA 92672 PHONE: 949-361-7873 FAX: 949-361-7807

### CENTRAL, NORTHEASTERN & SOUTHEASTERN

604 FIELDWOOD CIRCLE RICHARDSON, TX 75081 PHONE: 972-690-1402 FAX: 972-690-0341

© Copyright 2000, MOSEL VITELIC Inc.

10/00 Printed in U.S.A.

The information in this document is subject to change without notice.

MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL-VITELIC.

MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.