

5A LOW DROPOUT POSITIVE ADJUSTABLE REGULATOR

FEATURES

- **Guaranteed < 1.3V Dropout at Full Load Current**
- **Fast Transient Response**
- **1% Voltage Reference Initial Accuracy**
- Output Current Limiting
- Built-in Thermal Shutdown


APPLICATIONS

- Low Voltage Processor Applications such as : P54C™, P55C™, Cyrix M2™, POWER PC™, AMD
- GTL+ Termination PENTIUM PRO™, KLAMATH™
- Low Voltage Memory Termination Applications
- Standard 3.3V Chip-Set and Logic Applications

DESCRIPTION

The US1050 product is a low dropout three terminal adjustable regulator with minimum of 5A output current capability. This product is specifically designed to provide well regulated supply for low voltage IC applications such as **Pentium™ P54C™, P55C™** as well as **GTL+ termination for Pentium Pro™ and Klamath™** processor applications. The US1050 is also well suited for other processors such as **Cyrix™, AMD and Power PC™** applications. The US 1050 is **guaranteed to have <1.3V drop out at full load current** making it ideal to provide well regulated outputs of 2.5V to 3.6V with 4.75V to 7V input supply.

TYPICAL APPLICATION



Typical Application of US1050 in a 5V to 3.38V regulator designed to meet the Intel P54C™ Processors.

Notes: Pentium P54C, P55C, Klamath, Pentium Pro, VRE, are trade marks of Intel Corp. Cyrix M2 is trade mark of Cyrix Corp. Power PC is trade mark of IBM Corp.

PACKAGE ORDER INFORMATION

Tj (°C)	3 PIN PLASTIC TO220 (T)	3 PIN PLASTIC TO263 (M)	2 PIN PLASTIC POWER FLEX (P)	3 PIN PLASTIC TO252 (D)
0 TO 150	US1050CT	US1050CM	US1050CP	US1050CD

US1050

ABSOLUTE MAXIMUM RATINGS

Input Voltage (Vin)	7V
Power Dissipation	Internally Limited
Storage Temperature Range	-65°C TO 150°C
Operating Junction Temperature Range	0°C TO 150°C

PACKAGE INFORMATION

3 PIN PLASTIC TO220 (T)	3 PIN PLASTIC TO263 (M)	2 PIN PLASTIC POWER FLEX (P)	3 PIN PLASTIC TO252 (D)
<p>$\theta_{JT}=2.7^{\circ}\text{C}/\text{W}$ $\theta_{JA}=60^{\circ}\text{C}/\text{W}$</p>	<p>$\theta_{JA}=35^{\circ}\text{C}/\text{W}$ for 1" Square pad</p>	<p>$\theta_{JA}=70^{\circ}\text{C}/\text{W}$ for 1" Square pad</p>	<p>$\theta_{JA}=70^{\circ}\text{C}/\text{W}$ for 0.5" Sq pad</p>

ELECTRICAL SPECIFICATIONS

Unless otherwise specified, these specifications apply over V_{in} , $C_{in}=1\mu\text{F}$, $C_{out}=10\mu\text{F}$, and $T_j=0$ to 150°C . Typical values refer to $T_j=25^{\circ}\text{C}$.

PARAMETER	SYM	TEST CONDITION	MIN	TYP	MAX	UNITS
Reference Voltage	V_{REF}	$I_o=10\text{mA}$, $T_j=25^{\circ}\text{C}$, $(V_{in}-V_o)=1.5\text{V}$ $I_o=10\text{mA}$, $(V_{in}-V_o)=1.5\text{V}$	1.243 1.237	1.250 1.250	1.257 1.263	V
Line Regulation		$I_o=10\text{mA}$, $1.3\text{V}<(V_{in}-V_o)<7\text{V}$			0.2	%
Load Regulation (note 1)		$V_{in}=3.3\text{V}$, $V_{adj}=0$, $10\text{mA}<I_o<5\text{A}$			0.4	%
Dropout Voltage (note 2)	ΔV_o	Note 2, $I_o=5\text{A}$		1.1	1.3	V
Current Limit		$V_{in}=3.3\text{V}$, $dV_o=100\text{mV}$	5.1			A
Minimum Load Current (note 3)		$V_{in}=3.3\text{V}$, $V_{adj}=0\text{V}$		5	10	mA
Thermal Regulation		30 mS PULSE, $V_{in}-V_o=3\text{V}$, $I_o=5\text{A}$		0.01	0.02	%/W
Ripple Rejection		$f=120\text{HZ}$, $C_o=25\mu\text{F}$ Tan $I_o=2.5\text{A}$, $V_{in}-V_o=3\text{V}$	60	70		dB
Adjust Pin Current	I_{ADJ}	$I_o=10\text{mA}$, $V_{in}-V_o=1.5\text{V}$, $T_j=25$ $I_o=10\text{mA}$, $V_{in}-V_o=1.5\text{V}$		55	120	μA
Adjust Pin Current Change		$I_o=10\text{mA}$, $V_{in}-V_o=1.5\text{V}$, $T_j=25$		0.2	5	μA
Temperature Stability		$V_{in}=3.3\text{V}$, $V_{adj}=0\text{V}$, $I_o=10\text{mA}$		0.5		%
Long Term Stability		$T_j=125^{\circ}\text{C}$, 1000 Hrs		0.3	1	%
RMS Output Noise		$T_j=25^{\circ}\text{C}$ 10hz< f <10khz		0.003		% V_o

Note 1 : Low duty cycle pulse testing with Kelvin connections are required in order to maintain accurate data.

Note 2 : Drop-out voltage is defined as the minimum differential voltage between V_{in} and V_{out} required to maintain regulation at V_{out} . It is measured when the output voltage drops 1% below its nominal value.

Note 3 : Minimum load current is defined as the minimum current required at the output in order for the output voltage to maintain regulation. Typically the resistor dividers are selected such that it automatically maintains this current.

PIN DESCRIPTIONS

PIN #	PIN SYMBOL	PIN DESCRIPTION
1	Adj	A resistor divider from this pin to the Vout pin and ground sets the output voltage.
2	Vout	The output of the regulator. A minimum of 10uF capacitor must be connected from this pin to ground to insure stability.
3	Vin	The input pin of the regulator. Typically a large storage capacitor is connected from this pin to ground to insure that the input voltage does not sag below the minimum drop out voltage during the load transient response. This pin must always be 1.3V higher than Vout in order for the device to regulate properly.

BLOCK DIAGRAM




Figure 1 - Simplified block diagram of the US1050

APPLICATION INFORMATION

Introduction

The US1050 adjustable Low Dropout (LDO) regulator is a 3 terminal device which can easily be programmed with the addition of two external resistors to any voltages within the range of 1.25 to 5.5 V. This regulator unlike the first generation of the 3T regulators such as LM117 that required 3V differential between the input and the regulated output, only needs 1.3V differential to maintain output regulation. This is a key requirement for today's microprocessors that need typically 3.3V supply and are often generated from the 5V supply. Another major requirement of these microprocessors such as the Intel P54C™ is the need to switch the load current from zero to several amps in tens of nanoseconds at

the processor pins, which translates to an approximately 300 to 500 nS current step at the regulator. In addition, the output voltage tolerances are also extremely tight and they include the transient response as part of the specification. For example Intel VRE™ specification calls for a total of ±100mV including initial tolerance, load regulation and 0 to 4.6A load step. The US1050 is specifically designed to meet the fast current transient needs as well as providing an accurate initial voltage, reducing the overall system cost with the need for fewer output capacitors.

US1050

Output Voltage Setting

The US1050 can be programmed to any voltages in the range of 1.25V to 5.5V with the addition of R1 and R2 external resistors according to the following formula:

$$V_{OUT} = V_{REF} \left(1 + \frac{R_2}{R_1} \right) + I_{ADJ} \times R_2$$

Where : $V_{REF} = 1.25V$ Typically

$I_{ADJ} = 50 \mu A$ Typically

R1 & R2 as shown in figure 2




Figure 2 - Typical application of the US1050 for programming the output voltage.

The US1050 keeps a constant 1.25V between the output pin and the adjust pin. By placing a resistor R1 across these two pins a constant current flows through R1, adding to the Iadj current and into the R2 resistor producing a voltage equal to the $(1.25/R1) \times R2 + I_{adj} \times R2$ which will be added to the 1.25V to set the output voltage. This is summarized in the above equation. Since the minimum load current requirement of the US1050 is 10 mA, R1 is typically selected to be 121Ω resistor so that it automatically satisfies the minimum current requirement. Notice that since Iadj is typically in the range of 50uA it only adds a small error to the output voltage and should only be considered when a very precise output voltage setting is required. For example, in a typical 3.3V application where R1=121Ω and R2=200Ω the error due to Iadj is only 0.3% of the nominal set point.

Load Regulation

Since the US1050 is only a 3 terminal device, it is not possible to provide true remote sensing of the output voltage at the load. Figure 3 shows that the best load

regulation is achieved when the bottom side of R2 is connected to the load and the top side of R1 resistor is connected directly to the case or the Vout pin of the regulator and not to the load. In fact, if R1 is connected to the load side, the effective resistance between the regulator and the load is gained up by the factor of $(1 + R2/R1)$, or the effective resistance will be $R_p(eff) = R_p \times (1 + R2/R1)$. It is important to note that for high current applications, this can represent a significant percentage of the overall load regulation and one must keep the path from the regulator to the load as short as possible to minimize this effect.




Figure 3 - Schematic showing connection for best load regulation

Stability

The US1050 requires the use of an output capacitor as part of the frequency compensation in order to make the regulator stable. Typical designs for microprocessor applications use standard electrolytic capacitors with a typical ESR in the range of 50 to 100 mΩ and an output capacitance of 500 to 1000uF. Fortunately as the capacitance increases, the ESR decreases resulting in a fixed RC time constant. The US1050 takes advantage of this phenomena in making the overall regulator loop stable. For most applications a minimum of 100uF aluminum electrolytic capacitor such as Sanyo MVGX series, Panasonic FA series as well as the Nichicon PL series insures both stability and good transient response.

Thermal Design

The US1050 incorporates an internal thermal shutdown that protects the device when the junction temperature exceeds the maximum allowable junction temperature. Although this device can operate with junction temperatures in the range of 150°C, it is recommended that the selected heat sink be chosen such that during maximum continuous load operation the junction temperature is kept below this number. The example below shows the steps in selecting the proper Regulator heat sink for the worst case current consumption using Intel 200MHz microprocessor as the load .

Assuming the following specifications :

$$V_{IN} = 5V$$

$$V_O = 3.5V$$

$$I_{OUTMAX} = 4.6A$$

$$T_A = 35^\circ C$$

The steps for selecting a proper heat sink to keep the junction temperature below 135°C is given as :

1) Calculate the maximum power dissipation using :

$$P_D = I_{OUT} \times (V_{IN} - V_{OUT})$$

$$P_D = 4.6 \times (5 - 3.5) = 6.9 \text{ W}$$

2) Select a package from the Regulator data sheet and record its junction to case (or Tab) thermal resistance.

Selecting TO220 package gives us :

$$\theta_{JC} = 2.7^\circ C/W$$

3) Assuming that the heat sink is Black Anodized, calculate the maximum Heat sink temperature allowed : Assume , $\theta_{CS} = 0.05^\circ C/W$ (Heat sink to Case thermal resistance for Black Anodized)

$$T_S = T_J - P_D \times (\theta_{JC} + \theta_{CS})$$

$$T_S = 135 - 6.9 \times (2.7 + 0.05) = 116^\circ C$$

4) With the maximum heat sink temperature calculated in the previous step, the Heat Sink to Air thermal resistance (θ_{SA}) is calculated by first calculating the temperature rise above the ambient as follows :

$$\Delta T = T_S - T_A = 116 - 35 = 81^\circ C$$

ΔT = Temperature Rise Above Ambient

$$\theta_{SA} = \frac{\Delta T}{P_D}$$

$$\theta_{SA} = \frac{81}{6.9} = 11.7^\circ C/W$$

5) Next , a heat sink with lower θ_{sa} than the one calculated in step 4 must be selected. One way to do this is to simply look at the graphs of the “Heat Sink Temp Rise Above the Ambient” vs. the “Power Dissipation” and select a heat sink that results in lower temperature rise than the one calculated in previous step. The following heat sinks from AAVID and Thermalloy meet this criteria.

	Air Flow (LFM)				
	0	100	200	300	400
Thermalloy	6021PB	6021PB	6073PB	6109PB	7141D
AAVID	534202B	534202B	507302	575002	576802B

Note : For further information regarding the above companies and their latest product offerings and application support contact your local representative or the numbers listed below:

AAVID PH# (603) 528 3400
 Thermalloy PH# (214) 243-4321

Designing for Microprocessor Applications

As it was mentioned before the US1050 is designed specifically to provide power for the new generation of the low voltage processors requiring voltages in the range of 2.5V to 3.6V generated by stepping down the 5V supply. These processors demand a fast regulator that supports their large load current changes. The worst case current step seen by the regulator is anywhere in the range of 1 to 7A with the slew rate of 300 to 500 nS which could happen when the processor transitions from “Stop Clock” mode to the “Full Active” mode. The load current step at the processor is actually much faster ,in the order of 15 to 20 nS, however the decoupling capacitors placed in the cavity of the processor socket handle this transition until the regulator responds to the load current levels. Because of this requirement the selection of high frequency low ESR and low ESL output capacitor is imperative in the design of these regulator circuits.

Figure 4 shows the effects of a fast transient on the

US1050

output voltage of the regulator. As shown in this figure, the ESR of the output capacitor produces an instantaneous drop equal to the $(\Delta V_{ESR} = ESR \cdot \Delta I)$ and the ESL effect will be equal to the rate of change of the output current times the inductance of the capacitor. $(\Delta V_{ESL} = L \cdot \Delta I / \Delta t)$. The output capacitance effect is a droop in the output voltage proportional to the time it takes for the regulator to respond to the change in the current, $(\Delta V_C = \Delta t \cdot \Delta I / C)$ where Δt is the response time of the regulator.




Figure 4 - Typical Regulator response to the fast load current step.

An example of a regulator design to meet the Intel P54C™ VRE specification is given below.

Assume the specification for the processor as shown in Table 1:

Type of Processor	Vout Nominal	I _{max}	Max Allowed Output Tolerance
Intel-P54C VRE	3.50 V	4.6 A	±100 mV

Table 1 - Processor Specification

The first step is to select the voltage step allowed in the output due to the output capacitor's ESR :

1) Assuming the regulator's initial accuracy plus the resistor divider tolerance is $\approx \pm 53$ mV ($\pm 1.5\%$ of 3.5V nominal), then the total step allowed for the ESR and the ESL, is -47 mV.

Assuming that the ESL drop is -10 mV, the remaining ESR step will be -37 mV. Therefore the output capacitor ESR must be :

$$ESR \leq \frac{37}{4.6} = 8 \text{ m}\Omega$$

The Sanyo MVGX series is a good choice to achieve both price and performance goals. The 6MV1500GX, 1500uF, 6.3V has an ESR of less than 36 mΩ typ. Selecting 5 of these capacitors in parallel has an ESR of ≈ 7.2 mΩ which achieves our design goal.

The next step is to calculate the drop due to the capacitance discharge and make sure that this drop in voltage is less than the selected ESL drop in the previous step.

2) The output capacitance is $5 \times 1500 \text{ uF} = 7500 \text{ uF}$

$$\Delta V_C = \frac{\Delta t \times \Delta I}{C} = \frac{2 \times 4.6}{7500} = 1.2 \text{ mV}$$

Where :

$\Delta t = 2 \text{ uS}$ is the regulator response time

To set the output DC voltage, we need to select R1 and R2 :

3) Assuming **R1=121 Ω , 0.1%**

$$R_2 = \left(\frac{V_{OUT}}{V_{REF}} - 1 \right) \times 121 = \left(\frac{3.5}{1.25} - 1 \right) \times 121 = 217.8 \text{ }\Omega$$

Select **R2=218 Ω , 0.1%**

Selecting both R1 and R2 resistors to be 0.1% tolerance, results in the least amount of error introduced by the resistor dividers leaving $\approx \pm 1.3\%$ error budget for the US1050 reference which is within the initial accuracy of the device.

Finally, the input capacitor is selected as follows :

4) Assuming that the input voltage can drop 150mV before the main power supply responds, and that the main power supply response time is $\approx 50 \text{ uSec}$, then the minimum input capacitance for a 4.6A load step is given by

$$C_{IN} = \frac{4.6 \times 50}{0.15} = 1530 \text{ }\mu\text{F}$$

The ESR should be less than ;

$$ESR = \frac{(V_{IN} - V_{OUT} - \Delta V - V_{DROP})}{\Delta I}$$

Where :

$V_{DROP} \equiv$ Input voltage drop
allowed in step 4

$\Delta V \equiv$ Maximum regulator
dropout voltage

$\Delta I \equiv$ Load current step

$$ESR = \frac{(5 - 3.5 - 1.2 - 0.15)}{4.6} = 0.032 \Omega$$

Selecting two Sanyo 1500 uF the same type as the output capacitors meets our requirements.

Figure 5 shows the completed schematic for our example.




Figure 5 - Final Schematic for the Intel VRE Application

Layout Consideration

The output capacitors must be located as close to the Vout terminal of the device as possible. It is recommended to use a section of a layer of the PC board as a plane to connect the Vout pin to the output capacitors to prevent any high frequency oscillation that may result due to excessive trace inductance.