# Preliminary Technical Data 

## FEATURES

+2.5 V to +5.5 V Supply Operation
50MHz Serial Interface
10MHz Multiplying Bandwidth
+10V Reference Input
10-Lead $\mu$ SOIC Package
Pin Compatible 8, 10 and 12 Bit Current Output DACs
Guaranteed Monotonic
Four Quadrant Multiplication
Power On Reset
Daisy Chain Mode
Readback Function
$5 \mu$ A typical Power Consumption
APPLICATIONS
Portable Battery Powered Applications
Waveform Generators
Analog Processing
Instrumentation Applications
Programmable Amplifiers and Attenuators
Digitally-Controlled Calibration
Programmable Filters and Oscillators
Composite Video
Ultrasound
Gain, offset and Voltage Trimming

## GENERAL DESCRIPTION

The AD 5426/AD 5432/AD5443 are CMOS 8, 10 and 12-bit Current Output digital-to-analog converters respectively.
These devices operate from a +2.5 V to 5.5 V power supply, making them suited to battery powered applications and many other applications.
These DACs utilize double buffered 3-wire serial interface
 and most DSP interface standards. In addition, a serial data out pin (SDO) allows for daisy chaining when multiple packages are used. Data readback allows the user to read the contents of the DAC register via the SDO pin. On power-up, the internal shift register and latches are filled with zeros and the DAC outputs are at zero scale.
As a result of manufacture on a CMOS sub micron process, they offer excellent four quadrant multiplication

## *U S Patent Number 5,689,257

SPI and QSPI are trademarks of M otorola, Inc.
MICROWIRE is a trademark of $N$ ational Semiconductor Corporation.
REV. PrH Dec, 2002
characteristics, with large signal multiplying bandwidths of 10 MHz .
The applied external reference input voltage ( $\mathrm{V}_{\text {REF }}$ ) determines the full scale output current. An integrated feedback resistor ( $\mathrm{R}_{\mathrm{FB}}$ ) provides temperature tracking and full scale voltage output when combined with an external Current to Voltage precision amplifier.
The AD5426/AD5432/AD5443 DACs are available in small 10 -lead $\mu$ SOIC packages.

## PRODUCT HIGHLIGHTS

1. 10 M Hz Multiplying Bandwidth
2. $3 \mathrm{~mm} \times 5 \mathrm{~mm} 10$-lead $\mu$ SOIC package
3. Low Voltage, Low Power Current Output DACs.

AD5426/AD5432/AD5443- SPECIFICATIONS ${ }^{1}$
( $\mathrm{V}_{D D}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}, \mathrm{C}_{\text {OUT }} \mathrm{X}=0 \mathrm{~V}$. All specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ unless otherwise noted. DC performance measured with OP1177, AC performance with AD811 unless otherwise noted.)

| Parameter | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE <br> AD 5426 <br> Resolution <br> Relative Accuracy <br> Differential Nonlinearity <br> AD 5432 <br> Resolution <br> Relative Accuracy <br> Differential $N$ onlinearity <br> AD 5443 <br> Resolution <br> Relative Accuracy <br> Differential $N$ onlinearity <br> Gain Error <br> Gain Error Temp C oefficient ${ }^{2}$ <br> Output Leakage Current <br> Output Voltage Compliance Range |  | $\pm 5$ T BD | $\begin{aligned} & 8 \\ & \pm 0.5 \\ & \pm 1 \\ & 10 \\ & \pm 1 \\ & \pm 1 \\ & 12 \\ & \pm 2 \\ & \pm 1 \\ & \pm 2 \\ & \\ & \pm 10 \\ & \pm 50 \end{aligned}$ | Bits <br> LSB <br> LSB <br> Bits <br> LSB <br> LSB <br> Bits <br> LSB <br> LSB <br> mV <br> ppm FSR $/{ }^{\circ} \mathrm{C}$ <br> nA <br> nA <br> V | Guaranteed M onotonic <br> Guaranteed M onotonic <br> Guaranteed M onotonic $\begin{aligned} & \text { D ata }=0000_{\mathrm{H}}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\text {OUT } 1} \\ & \text { D ata }=0000_{\mathrm{H}}, \mathrm{I}_{\text {OUT } 1} \end{aligned}$ |
| REFERENCE INPUT ${ }^{2}$ Reference Input Range $\mathrm{V}_{\text {Ref }}$ Input Resistance | 8 | $\begin{aligned} & \pm 10 \\ & 10 \end{aligned}$ | 12 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{k} \Omega \end{aligned}$ | Input resistance TC $=-50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| DIGITAL INPUTS/OUTPUT² Input High Voltage, $\mathrm{V}_{1 H}$ Input Low Voltage, VIL <br> Input Leakage C urrent, IIL Input C apacitance $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V Output Low Voltage, $\mathrm{V}_{\mathrm{OL}}$ Output High Voltage, $\mathrm{V}_{\text {OH }}$ $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to 3.6 V Output Low Voltage, $\mathrm{V}_{\mathrm{OL}}$ Output High Voltage, $\mathrm{V}_{\text {OH }}$ | 1.7 $\begin{aligned} & V_{D D}-1 \\ & V_{D D}-0.5 \end{aligned}$ |  | $\begin{aligned} & 0.8 \\ & 0.7 \\ & 1 \\ & 10 \\ & 0.4 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\text {DD }}=2.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {DD }}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=2.5 \mathrm{~V} \text { to } 2.7 \mathrm{~V} \\ & \\ & \mathrm{I}_{\text {SINK }}=200 \mu \mathrm{~A} \\ & \mathrm{I}_{\text {SOURCE }}=200 \mu \mathrm{~A} \\ & \mathrm{I}_{\text {SINK }}=200 \mu \mathrm{~A} \\ & \mathrm{I}_{\text {SOURCE }}=200 \mu \mathrm{~A} \end{aligned}$ |
| DYNAMIC PERFORMANCE ${ }^{2}$ <br> Reference M ultiplying BW <br> Output Voltage Settling Time <br> AD 5426 <br> AD 5432 <br> AD 5443 <br> Slew Rate <br> Digital to Analog Glitch Impulse M ultiplying F eedthrough Error Output C apacitance <br> Digital Feedthrough <br> Total Harmonic Distortion <br> Output $N$ oise Spectral Density SFDR performance Intermodulation Distortion | $\begin{aligned} & 10 \\ & \text { TBD } \end{aligned}$ | $\begin{aligned} & 30 \\ & 35 \\ & 40 \\ & 100 \\ & 3 \\ & \\ & \\ & 5 \\ & \\ & -85 \\ & -85 \\ & 25 \\ & 72 \\ & \text { TBD } \end{aligned}$ | TBD TBD TBD -75 2 4 | M Hz <br> MHz <br> ns <br> ns <br> ns <br> V/us <br> nV -s <br> dB <br> pF <br> pF <br> nV-s <br> dB <br> dB <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ <br> dB <br> $d B$ | $\mathrm{V}_{\text {REF }}=100 \mathrm{mV}$ rms, DAC loaded all 1 s <br> $\mathrm{V}_{\text {REF }}=6 \mathrm{~V}$ rms, DAC loaded all 1 s <br> M easured to $1 / 2$ LSB. $R_{\text {LOAD }}=100 \Omega, C_{\text {LOAD }}=15 p F$. DAC latch alternately loaded with 0 s and 1 s . <br> 1 LSB change around M ajor C arry DAC latch loaded with all 0 s . Reference $=10 \mathrm{kH}$ z. DAC Latches Loaded with all Os DAC Latches Loaded with all 1s Feedthrough to DAC output with SYNC high and Alternate L oading of all 0 s and all 1 s . <br> $\mathrm{V}_{\text {Ref }}=6 \mathrm{~V} \mathrm{rms}$, All 1s loaded, $\mathrm{f}=1 \mathrm{kHz}$ <br> $\mathrm{V}_{\text {REF }}=5 \mathrm{~V}$, Sinewave generated from digital code. <br> @ 1 kHz |
| POWER REQUIREMENTS <br> Power Supply Range ID <br> Power Supply Sensitivity ${ }^{2}$ | 2.5 |  | $\begin{aligned} & 5.5 \\ & 10 \\ & 0.001 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mu \mathrm{~A} \\ & \% / \% \end{aligned}$ | $\begin{aligned} & \text { Logic Inputs }=0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{DD}} \\ & \Delta \mathrm{~V}_{D D}= \pm 5 \% \end{aligned}$ |

## NOTES

${ }^{1} \mathrm{~T}$ emperature range is as follows: B Version: $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$.
${ }^{2} \mathrm{G}$ uaranteed by design and characterisation, not subject to production test.
Specifications subject to change without notice.

## Single Supply Operation (Biased Mode)

$\left(\mathrm{V}_{D D}=2.5 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+2 \mathrm{~V}, \mathrm{I}_{\text {OUT }} 2=+1 \mathrm{~V}$. All specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ unless otherwise noted. DC performance measured with OP1177, AC performance with AD811 unless otherwise noted.)

| Parameter | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE <br> AD 5426 <br> Resolution <br> Relative Accuracy <br> Differential N onlinearity <br> AD 5432 <br> Resolution <br> Relative Accuracy <br> D ifferential N onlinearity <br> AD 5443 <br> Resolution <br> Relative Accuracy <br> Differential N onlinearity <br> Gain Error <br> Gain Error Temp Coefficient ${ }^{2}$ <br> Output Leakage Current <br> Output Voltage Compliance Range |  | $\begin{aligned} & \pm 5 \\ & \text { TBD } \end{aligned}$ | 8 <br> $\pm 0.5$ <br> $\pm 1$ <br> 10 <br> $\pm 1$ <br> $\pm 1$ <br> 12 <br> $\pm 2$ <br> $\pm 1$ <br> $\pm 2$ <br> $\pm 10$ <br> $\pm 50$ | Bits <br> LSB <br> LSB <br> Bits <br> LSB <br> LSB <br> Bits <br> LSB <br> LSB <br> mV <br> ppm FSR $/{ }^{\circ} \mathrm{C}$ <br> nA <br> nA <br> V | Guaranteed M onotonic <br> Guaranteed M onotonic <br> Guaranteed M onotonic <br> D ata $=0000_{\mathrm{H}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\text {out } 1}$ <br> D ata $=0000_{\text {H }}, I_{\text {OUT } 1}$ |
| REFERENCE INPUT ${ }^{2}$ Reference Input Range $\mathrm{V}_{\text {ReF }}$ Input Resistance | 8 | $\begin{aligned} & \text { tbd } \\ & 10 \end{aligned}$ | 12 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{k} \Omega \end{aligned}$ | Input resistance TC $=-50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| DIGITAL INPUTS/OUTPUT² <br> Input High Voltage, $\mathrm{V}_{\mathrm{IH}}$ Input Low Voltage, $\mathrm{V}_{\text {IL }}$ <br> Input Leakage Current, IIL <br> Input C apacitance <br> $V_{D D}=4.5 \mathrm{~V}$ to 5.5 V <br> Output Low Voltage, $\mathrm{V}_{\text {OL }}$ <br> Output High Voltage, $\mathrm{V}_{\mathrm{OH}}$ <br> $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to 3.6 V <br> Output Low Voltage, $\mathrm{V}_{\text {OL }}$ <br> Output High Voltage, $\mathrm{V}_{\mathrm{OH}}$ | 1.7 $\begin{aligned} & V_{D D}-1 \\ & V_{D D}-0.5 \end{aligned}$ |  | $\begin{aligned} & 0.8 \\ & 0.7 \\ & 1 \\ & 10 \\ & 0.4 \\ & \\ & 0.4 \end{aligned}$ | V <br> V <br> V <br> $\mu \mathrm{A}$ <br> pF <br> V <br> V <br> V <br> V | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=2.5 \mathrm{~V} \text { to } 2.7 \mathrm{~V} \\ & \\ & \mathrm{I}_{\operatorname{SINK}}=200 \mu \mathrm{~A} \\ & \mathrm{I}_{\text {SOURCE }}=200 \mu \mathrm{~A} \\ & \mathrm{I}_{\text {SINK }}=200 \mu \mathrm{~A} \\ & \mathrm{I}_{\text {SOURCE }}=200 \mu \mathrm{~A} \end{aligned}$ |
| DYNAMIC PERFORMANCE ${ }^{2}$ <br> Reference Multiplying BW <br> Output Voltage Settling Time AD 5426 <br> AD 5432 <br> AD 5443 <br> Slew Rate <br> Digital to Analog Glitch Impulse M ultiplying Feedthrough Error O utput C apacitance <br> Digital Feedthrough <br> Total Harmonic Distortion <br> O utput N oise Spectral Density SFDR performance Intermodulation Distortion | $\begin{aligned} & 10 \\ & \text { TBD } \end{aligned}$ | 30 <br> 35 <br> 40 <br> 100 <br> 3 <br> 5 <br> -85 <br> -85 <br> 25 <br> 72 <br> TBD | TBD <br> TBD <br> TBD <br> $-75$ <br> 2 <br> 4 | M Hz <br> M Hz <br> ns <br> ns <br> ns <br> $\mathrm{V} / \mu \mathrm{s}$ <br> nV -s <br> dB <br> pF <br> pF <br> nV-s <br> dB <br> dB <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ <br> dB <br> dB | $\mathrm{V}_{\text {REF }}=100 \mathrm{mV} \mathrm{rms}, \mathrm{DAC}$ loaded all 1 s <br> $\mathrm{V}_{\mathrm{REF}}=1 \mathrm{~V}, \mathrm{DAC}$ loaded all 1 s <br> $M$ easured to $1 / 2 \mathrm{LSB}$. $\mathrm{R}_{\text {LOAD }}=100 \Omega, \mathrm{C}_{\text {LOAD }}=15 \mathrm{pF}$. <br> $\mathrm{V}_{\text {REF }}=0 \mathrm{~V}, \mathrm{DAC}$ latch alternately loaded with $0 \mathrm{~s} \& 1 \mathrm{~s}$. <br> 1 LSB change around $M$ ajor C arry DAC latch loaded with all 0s. Reference $=10 \mathrm{kHz}$. <br> DAC Latches Loaded with all Os <br> DAC Latches Loaded with all 1s <br> F eedthrough to DAC output with SYNC high and Alternate Loading of all 0 s and all 1 s . <br> $V_{\text {REF }}=2 \mathrm{Vp}-\mathrm{p}, 1 \mathrm{~V}$ Bias, All 1 s loaded, $\mathrm{f}=1 \mathrm{kHz}$ <br> $\mathrm{V}_{\text {REF }}=2 \mathrm{~V}$, Sinewave generated from digital code. <br> @ 1kHz |
| POWER REQUIREMENTS <br> Power Supply Range IDD <br> Power Supply Sensitivity ${ }^{2}$ | 2.5 |  | $\begin{aligned} & 5.5 \\ & 10 \\ & 0.001 \end{aligned}$ | V <br> $\mu \mathrm{A}$ \%/\% | $\begin{aligned} & \text { Logic Inputs }=0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{DD}} \\ & \Delta \mathrm{~V}_{\mathrm{DD}}= \pm 5 \% \end{aligned}$ |

## NOTES

${ }^{1} \mathrm{~T}$ emperature range is as follows: B Version: $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$.
${ }^{2}$ G uaranteed by design and characterisation, not subject to production test.
Specifications subject to change without notice.

## AD5426/AD5432/AD5443- SPECIFICATIONS ${ }^{1}$



| Parameter | Limit at $\mathrm{T}_{\text {MIN }}, \mathrm{T}_{\text {MAX }}$ | Units | Conditions/Comments |
| :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SCLK }}$ | 50 | M Hz max | M ax Clock frequency |
| $\mathrm{t}_{1}$ | 20 | ns min | SCLK Cycle time |
| $\mathrm{t}_{2}$ | 8 | ns min | SCLK High Time |
| $\mathrm{t}_{3}$ | 8 | ns min | SCLK Low Time |
| $\mathrm{t}_{4}{ }^{2}$ | 13 | ns min | SYNC falling edge to SCLK active edge setup time |
| $\mathrm{t}_{5}$ | 5 | ns min | D ata Setup Time |
| $\mathrm{t}_{6}$ | 4.5 | ns min | D ata Hold Time |
| $\mathrm{t}_{7}$ | 5 | $n \mathrm{~ns}$ min | SYNC rising edge to SCLK active edge |
| $\mathrm{t}_{8}$ | 30 | $n \mathrm{n}$ min | M inimum SYNC high time |
| $\mathrm{tg}^{3}$ | 25 | ns min | SCLK Active edge to SDO valid |

NOTES
${ }^{1}$ See Figures 1 \& 2. Temperature range is as follows: B Version: $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$. Guaranteed by design and characterisation, not subject to production test. All input signals are specified with $\mathrm{tr}=\mathrm{tf}=5 \mathrm{~ns}\left(10 \%\right.$ to $90 \%$ of $\left.\mathrm{V}_{\mathrm{DD}}\right)$ and timed from a voltage level of $\left(\mathrm{V}_{\mathrm{IL}}+\mathrm{V}_{\text {IH }}\right) / 2$.
${ }^{2} \mathrm{~F}$ alling or Rising edge as determined by control bits of Serial word.
${ }^{3} \mathrm{D}$ aisychain and Readback modes cannot operate at max clock frequency. SD 0 timing specifications measured with load circuit as shown in Figure 3.
Specifications subject to change without notice.


Alternatively, Data may be clocked into input shift register on Rising Edge of SCLK as determined by control bits. Timing as per above, with SCLK inverted.

Figure 1. Stand Alone Mode Timing Diagram.


Alternatively, Data may be clocked into input shift register on Rising Edge of SCLK as
determined by control bits. In this case, Data would be clocked out of SDO on Falling
Edge of SCLK. Timing as per above, with SCLK inverted.

Figure 2. Daisy Chain and Readback Modes Timing Diagram

## ABSOLUTE MAXIMUM RATINGSㅗㄹ

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted)

| $V_{\text {DD }}$ to GND | -0.3 V to +7 V |
| :---: | :---: |
| $V_{\text {REF }}, \mathrm{R}_{\text {Fb }}$ to GND | -12 V to +12 V |
| Iout $1, \mathrm{I}_{\text {Out }} 2$ to GND | -0.3 V to +7 V |
| Input Current to any pin except supplies | ies $\pm 10 \mathrm{~mA}$ |
| Logic Inputs \& Output ${ }^{3}$ ( ${ }^{\text {a }}$ | -0.3V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Operating Temperature Range |  |
| Industrial (B Version) | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $+150^{\circ} \mathrm{C}$ |
| 10 lead $\mu$ SOIC $\theta_{\text {JA }}$ Thermal Impedance | ce $\quad 206^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Temperature, Soldering (10seconds | nds) $300^{\circ} \mathrm{C}$ |
| IR Reflow, Peak Temperature ( $<20$ seconds) | econds) $+235^{\circ} \mathrm{C}$ |

## NOTES

${ }^{1}$ Stresses abovethoselisted under "A bsoluteM aximum R atings" may causepermanent damageto thedevice. Thisisa stress rating only and functional operation of the device at these or any other conditions above those listed in theoperational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periodsmay affect devicereliability. Only oneabsolutemaximum ratingmay be applied at any onetime.
${ }^{2} \mathrm{~T}$ ransient currents of up to 100 mA will not cause SCR latchup.
${ }^{3}$ O vervoltages at SCLK, SYNC, DIN, will be clamped by internal diodes. Current should be limited to the maximum ratings given.


Figure 3. Load Circuit for SDO Timing Specifications

ORDERING GUIDE

| Model | Temperature Range | Package Description | Branding | Package Option |
| :---: | :---: | :---: | :---: | :---: |
| AD 5426BRM | $-40{ }^{\circ} \mathrm{C}$ to $+105{ }^{\circ} \mathrm{C}$ | $\mu \mathrm{SOIC}$ | D 01 | R M - 10 |
| AD 5432BRM | $-40{ }^{\circ} \mathrm{C}$ to $+105{ }^{\circ} \mathrm{C}$ | $\mu$ SOIC | D 02 | R M -10 |
| AD 5443BRM | $-40{ }^{\circ} \mathrm{C}$ to $+105{ }^{\circ} \mathrm{C}$ | $\mu \mathrm{SOIC}$ | D 03 | R M -10 |

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 5426/AD 5432/AD 5443 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


## AD5426/AD5432/AD5443

PIN FUNCTION DESCRIPTION

| Pin | Mnemonic | Function |
| :---: | :---: | :---: |
| 1 | Iout 1 | DAC Current Output. |
| 2 | lout ${ }^{2}$ | DAC Analog Ground. This pin should normally be tied to the analog ground of the system. |
| 3 | GND | Ground Pin. |
| 4 | SCLK | Serial Clock Input. By default, data is clocked into the input shift register on the falling edge of the serial clock input. Alternatively, by means of the serial control bits, the device may be configured such that data is clocked into the shift register on the rising edge of SCLK. |
| 5 | SDIN | Serial Data Input. Data is clocked into the 16 -bit input register on the active edge of the serial clock input. By default, on power up, data is clocked into the shift register on the falling edge of SCLK. The control bits allow the user to change the active edge to rising edge. |
| 6 | SYNC | Active Low Control Input. This is the frame synchronization signal for the input data. When SYNC goes low, it powers on the SCLK and DIN buffers and the input shift register is enabled. Data is loaded to the shift register on the active edge of the following clocks. In stand alone mode, the serial interface counts clocks and data is latched to the shift register on the 16th active clock edge. |
| 7 | SDO | Serial Data Output. This allows a number of parts to be daisychained. By default, data is clocked into the shift register on the falling edge and out via SDO on the rising edge of SCLK. Data will always be clocked out on the alternate edge to loading data to the shift register. Writing the Readback control word to the shift register makes the DAC register contents available for readback on the SDO pin, clocked out on the opposite edges to the active clock edge. |
| 8 | $V_{D D}$ | Positive power supply input. These parts can be operated from a supply of +2.5 V to +5.5 V . |
| 9 | $\mathrm{V}_{\text {REF }}$ | DAC reference voltage input pin. |
| 10 | $\mathrm{R}_{\text {fB }}$ | DAC feedback resistor pin. Establish voltage output for the DAC by connecting to external amplifier output. |

## PIN CONFIGURATION

$\mu \mathrm{SOIC}$


## AD5426/AD5432/AD5443

## TERMINOLOGY

## Relative Accuracy

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full scale and is normally expressed in LSBs or as a percentage of full scale reading.

## Differential Nonlinearity

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of $\pm 1$ LSB max over the operating temperature range ensures monotonicity.

## Gain Error

Gain error or full-scale error is a measure of the output error between an ideal DAC and the actual device output. For these DACs, ideal maximum output is $\mathrm{V}_{\mathrm{REF}}-1$ LSB. Gain error of the DACs is adjustable to zero with external resistance.

## Output Leakage Current

Output leakage current is current which flows in the DAC ladder switches when these are turned off. For the Iouti terminal, it can be measured by loading all $0 s$ to the DAC and measuring the I ${ }_{\text {оut }}$ current. M inimum current will flow in the Iout2 line when the DAC is loaded with all is

## Output Capacitance

Capacitance from $\mathrm{I}_{\text {OUT1 }}$ or $\mathrm{I}_{\text {OUT } 2}$ to AGND.

## Output Current Settling Time

This is the amount of time it takes for the output to settle to a specified level for a full scale input change. For these devices, it is specifed with a $100 \Omega$ resistor to ground.

## Digital to Analog Glitch Impulse

The amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA -secs or nV -secs depending upon whether the glitch is measured as a current or voltage signal.

## Digital Feedthrough

When the device is not selected, high frequency logic activity on the device digital inputs is capacitivelly coupled through the device to show up as noise on the Iout pins and subsequently into the following circuitry. This noise is digital feedthrough.

## Multiplying Feedthrough Error

This is the error due to capacitive feedthrough from the DAC reference input to the DAC I Iouti terminal, when all Os are loaded to the DAC.

## Harmonic Distortion

The DAC is driven by an ac reference. The ratio of the rms sum of the harmonics of the DAC output to the fundamental value is the THD. Usually only the lower order harmonices are included, such as second to fifth.
$T H D=20 \log \frac{\sqrt{ }\left(V_{2}{ }^{2}+V_{3}{ }^{2}+V_{4}{ }^{2}+V_{5}{ }^{2}\right)}{V_{1}}$

## Intermodulation Distortion

The DAC is driven by two combinded sine waves references of frequencies fa and fb. Distortion products are produced at sum and difference frequencies of mfa $\pm n f b$ where $\mathrm{m}, \mathrm{n}=0,1,2,3 \ldots$ Intermodulation terms are those for which $m$ or $n$ is not equal to zero. The second order terms include ( $\mathrm{fa}+\mathrm{fb}$ ) and ( $\mathrm{fa}-\mathrm{fb}$ ) and the third order terms are $(2 f \mathrm{fa}+\mathrm{fb})$, $(2 \mathrm{fa}-\mathrm{fb})$, $(\mathrm{f}+2 \mathrm{fa}+2 \mathrm{fb})$ and ( fa 2fb). IMD is defined as
$I M D=20 \log$ (rms sum of the sum and diff distortion products)
rms amplitude of the fundamental

## Compliance Voltage Range

The maximum range of (output) terminal voltage for which the device will provide the specified characteristics.

## GENERAL DESCRIPTION

## DAC SECTION

The AD5426, AD5432 and AD 5443 are 8, 10 and 12 bit current output DACs consisting of a standard inverting R2R ladder configuration. A simplified diagram for the 8Bit AD54246 is shown in Figure 4. The feedback resistor $R_{F B}$ has a value of $R$. The value of $R$ is typically $10 \mathrm{k} \Omega$ (minimum $8 \mathrm{k} \Omega$ and maximum $12 \mathrm{k} \Omega$ ). If $\mathrm{I}_{\text {OUt } 1}$ and $\mathrm{I}_{\text {OUT } 2}$ are kept at the same potential, a constant current flows in each ladder leg, regardless of digital input code.
Therefore, the input resistance presented at $\mathrm{V}_{\text {REF }}$ is always constant.


## Figure 4. Simplified Ladder

Access is provided to the $\mathrm{V}_{\text {REF }}, \mathrm{R}_{\mathrm{FB}}, \mathrm{I}_{\text {OUT1 }}$ and $\mathrm{I}_{\text {OUT2 }}$ terminals of the DAC, making the device extremely versatile and allowing it to be configured in several different operating modes, for example, to provide a unipolar output, bipolar output or in single supply modes of operation. in unipolar mode or four quadrant multiplication in bipolar mode.

## Unipolar Mode

Using a single op amp, these devices can easily be configured to provide 2 quadrant multiplying operation or a unipolar output voltage swing as shown in Figure 5.
When an output amplifier is connected in unipolar mode, the output voltage is given by:
$V_{\text {OUT }}=-D \times V_{\text {REF }}$
Where $D$ is the fractional representation of the digital word loaded to the DAC.

## AD5426/AD5432/AD5443

```
D = 0 to 256 (8-Bit AD 5426)
    =0 to 1024 (10-Bit AD 5432)
    = 0 to 4096 (12-Bit AD 5443)
```



## NOTES:

${ }^{1}$ R1 AND R2 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED.
${ }^{2}$ C1 PHASE COMPENSATION ( $10 \mathrm{pF}-15 \mathrm{pF}$ ) MAY BE REQUIRED IF A1 IS A HIGH SPEED AMPLIFIER.

Figure 5. Unipolar Operation
With a fixed 10 V reference, the circuit shown above will give an unipolar 0V to -10V output voltage swing. When $\mathrm{V}_{\text {IN }}$ is an ac signal, the circuit performs two-quadrant multiplication.
The following table shows the relationship between digital code and expected output voltage for unipolar operation.
(AD 5426, 8-Bit device).
Table I. Unipolar Code Table

| Digital Input | Analog Output (V) |
| :--- | :--- |
| 11111111 | $-V_{\text {REF }}(2555 / 256)$ |
| 10000000 | $-V_{\text {REF }}(128 / 256)=-V_{\text {REF }} / 2$ |
| 00000001 | $-V_{\text {REF }}(1 / 256)$ |
| 00000000 | $-V_{\text {REF }}(0 / 256)=0$ |

## Bipolar Operation

In some applications, it may be necessary to generate full 4-Quadrant multplying operation or a bipolar output swing. This can be easily accomplished by using another external amplifier and some external resistors as shown in Figure 6.

When $\mathrm{V}_{\text {IN }}$ is an ac signal, the circuit performs fourquadrant multiplication.
Table II. shows the relationship between digital code and the expected output voltage for bipolar operation (AD 5426, 8-Bit device).

Table II. Bipolar Code Table

| Digital Input | Analog Output (V) |
| :--- | :--- |
| 11111111 | $+\mathrm{V}_{\text {REF }}(127 / 128)$ |
| 10000000 | 0 |
| 00000001 | $-V_{\text {REF }}(127 / 128)$ |
| 00000000 | $-V_{\text {REF }}(128 / 128)$ |

## SERIAL INTERFACE

The AD 5426/AD 5432/AD 5443 have an easy to use 3-wire interface which is compatible with SPI/QSPI/M icroWire and DSP interface standards. D ata is written to the device in 16 bit words. This 16 -bit word consists of 4 control bits and either 8,10 or 12 data bits as shown in Figure 6.T he AD 5443 uses all 12 bits of DAC data. The AD 5432 uses ten bits and ignores the two LSBs, while the AD 5443 uses eight bits and ignores the last four bits. As good programming practice, these ignored LSB's should be set to ' 0 '.

## Low Power Serial Interface

To minimize the power consumption of the device, the interface only powers up fully when the device is being written to, i.e., on the falling edge of SYNC. The SCLK and DIN input buffers are powered down on the rising edge of SYNC.

## DAC Control Bits C3-CO

Control bits C3 to C0 allow control of various functions of the DAC as can be seen in Table 3. Default settings of the DAC on power on are as follows :
Data clocked into shift register on falling clock edges; Daisy chain mode is enabled. Device powers on with zeroscale load to the DAC register and I Iout lines. The DAC control bits allow the user to adjust certain features on power on, for example, Daisy chaining may be disabled if not in use, active clock edge may be changed to rising edge and DAC output may be cleared to either zero


Figure 6. Bipolar Operation (4QuadrantMultiplication)

## AD5426/AD5432/AD5443

or midscale. The user may also initiate a readback of the DAC register contents for verification purposes.

TABLE 3. DAC CONTROL BITS

| C3 | C2 | C1 | C0 | Funtion Implemented |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | No Operation (Power On D efault) |
| 0 | 0 | 0 | 1 | Load and U pdate |
| 0 | 0 | 1 | 0 | Initiate R eadback |
| 0 | 0 | 1 | 1 | Reserved |
| 0 | 1 | 0 | 0 | Reserved |
| 0 | 1 | 0 | 1 | Reserved |
| 0 | 1 | 1 | 0 | Reserved |
| 0 | 1 | 1 | 1 | Reserved |
| 1 | 0 | 0 | 0 | Reserved |
| 1 | 0 | 0 | 1 | Daisy Chain Disable |
| 1 | 0 | 1 | 0 | Clock D ata to shift register On Rising |
| 1 | 0 | 1 | 1 | Edge Clear DAC output to Zero |
| 1 | 1 | 0 | 0 | Clear D AC output to M idscale |
| 1 | 1 | 0 | 1 | Reserved |
| 1 | 1 | 1 | 0 | Reserved |
| 1 | 1 | 1 | 1 | Reserved |

## SYNC Function

SYNC is an edge-triggered input that acts as a frame synchronization signal and chip enable. Data can only be transferred into the device while SYNC is low. To start the serial data transfer, SYNC should be taken low observing the minimum SYNC falling to SCLK falling edge setup time, $\mathrm{t}_{4}$.

## Daisy Chain Mode

D aisy Chain is the default power on mode. To disable the daisy chain function, write "1001" to control word. In D aisy-Chain Mode the internal gating on SCLK is disabled. The SCLK is continuously applied to the input
shift register when SYNC is low. If more than 16 clock pulses are applied, the data ripples out of the shift register and appears on the SDO line. This data is clocked out on the rising edge of SCLK (this is the default, use the control word to change the active edge) and is valid for the next device on the falling edge (default). By connecting this line to the DIN input on the next device in the chain, a multidevice interface is constructed. 16 clock pulses are required for each device in the system. Therefore, the total number of clock cycles must equal 16 N where N is the total number of devices in the chain. See the timing diagram in Figure 3.
When the serial transfer to all devices is complete, SYNC should be taken high. This prevents any further data being clocked into the input shift register. A burst clock containing the exact number of clock cycles may be used and SYNC taken high some time later. After the rising edge of SYNC, data is automatically transferred from each device's input shift register to the addressed DAC. When control bits $=$ " 0000 ", the device is in No Operation mode. This may be useful in daisy-chain applications where the user does not wish to change the settings of a particular DAC in the chain. Simply write "0000" to the Control bits for that DAC and the following data bits will be ignored.

## Stand alone Mode

After power on, write "1001" to control word to disable Daisy Chain M ode. The first falling edge of SYNC resets a counter that counts the number of serial clocks to ensure the correct number of bits are shited in and out of the serial shift registers. Any further edges on SYNC are ignored until the correct number of bits are shifted in or out.
After the falling edge of the 16th SCLK pulse, data will automatically be transferred from the input shift register to the DAC. In order for another serial transfer to take place the counter must be reset by the falling edge of SYNC.


Figure 6a. AD5426 8 bit Input Shift Register Contents


Figure 6b. AD5432 10 bit Input Shift Register Contents


Figure 6c. AD5443 12 bit Input Shift Register Contents

AD5426/AD5432/AD5443

## Overview of AD54xx devices

| Part No | Resolution | \#D ACs | INL | Settling Time | Interface | Package | Features |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD 5424 | 8 | 1 | $\pm 0.5$ | 20ns | Parallel | RU-16, CP-20 | $10 \mathrm{MHz}, 10 \mathrm{~ns} \mathrm{CS} \mathrm{Pulse} \mathrm{Width}$ |
| AD 5425 | 8 | 1 | $\pm 0.5$ | 20ns | Serial | R M - 10 | Byte Load, $10 \mathrm{MHz} \mathrm{BW}$,50 MHz Serial |
| AD 5426 | 8 | 1 | $\pm 0.5$ | 20ns | Serial | R M - 10 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ Serial |
| AD 5432 | 10 | 1 | $\pm 1$ | 25ns | Serial | R M - 10 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ Serial |
| AD 5433 | 10 | 1 | $\pm 1$ | 25ns | Parallel | RU-20, CP-20 | $10 \mathrm{MHz}, 10 \mathrm{~ns} \mathrm{CS} \mathrm{Pulse} \mathrm{Width}$ |
| AD 5443 | 12 | 1 | $\pm 2$ | 30 ns | Serial | R M - 10 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ Serial |
| AD 5445 | 12 | 1 | $\pm 2$ | 30 ns | Parallel | RU-20, CP-20 | $10 \mathrm{MHz}, 10 \mathrm{~ns} \mathrm{CS} \mathrm{Pulse} \mathrm{Width}$ |

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

## 10 Lead $\mu$ SOIC

(RM-10)


This datasheet has been download from:
www.datasheetcatalog.com
Datasheets for electronics components.

