FAIRCHILD

SEMICONDUCTOR

74VHCT00A Quad 2-Input NAND Gate

General Description

The VHCT00A is an advanced high-speed CMOS 2-Input NAND Gate fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The internal circuit is composed of 3 stages, including buffer output, which provide high noise immunity and stable output.

Protection circuits ensure that 0V to 7V can be applied to the input pins without regard to the supply voltage and to the output pins with $V_{CC} = 0V$. These circuits prevent device destruction due to mismatched supply and input/ output voltages. This device can be used to interface 3V to

 $5\mathrm{V}$ systems and two supply systems such as battery backup.

Features

- High speed: $t_{PD} = 5.0$ ns (typ) at $T_A = 25^{\circ}C$
- \blacksquare High noise immunity: V_{IH} = 2.0V, V_{IL} = 0.8V

Power down protection is provided on all inputs and outputs


- Low noise: V_{OLP} = 0.8V (max)
- Low power dissipation:
- $I_{CC} = 2 \ \mu A \ (max) \ at \ T_A = 25^{\circ}C$
- Pin and function compatible with 74HCT00

Ordering Code:


Order Number	Package Number	Package Description
74VHCT00AM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74VHCT00ASJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHCT00AMTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT00AN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
A _n , B _n	Inputs
Ōn	Outputs

Truth Table

Α	В	o
L	L	Н
L	Н	Н
Н	L	Н
Н	Н	L

© 1999 Fairchild Semiconductor Corporation DS500023.prf

www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Voltage (VIN)	-0.5V to +7.0V
DC Output Voltage (V _{OUT})	
(Note 2)	$-0.5 V$ to $V_{CC} + 0.5 V$
(Note 3)	-0.5V to 7.0V
Input Diode Current (IIK)	–20 mA
Output Diode Current (I _{OK})	
(Note 4)	±20 mA
DC Output Current (I _{OUT})	±25 mA
DC V _{CC} /GND Current (I _{CC})	±50 mA
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$
Lead Temperature (TL)	
(Soldering, 10 seconds)	260°C

Recommended Operating Conditions (Note 5)

Supply Voltage (V _{CC})	4.5V to 5.5V
Input Voltage (V _{IN})	0V to +5.5V
Output Voltage (V _{OUT})	
(Note 2)	0V to V _{CC}
(Note 3)	0V to 5.5V
Operating Temperature (T _{OPR})	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time (t_r, t_f)	
$V_{CC} = 5.0V \pm 0.5V$	0 ns/V ~ 20 ns/V

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 2: HIGH or LOW state. \mathbf{I}_{OUT} absolute maximum rating must be observed.

Note 3: $V_{CC}=0V\!.$

Note 4: $V_{OUT} < GND, \ V_{OUT} > V_{CC}$ (Outputs Active)

Note 5: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{cc}	V_{CC} $T_A = 25^{\circ}C$ (V)MinTypMax		$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions		
Gymbol	rarameter	(V)			Max	Min	Max	onna	Conditions	
V _{IH}	HIGH Level Input Voltage	4.5	2.0			2.0		V		
		5.5	2.0			2.0		v		
V _{IL}	LOW Level Input Voltage	4.5			0.8		0.8	v		
		5.5			0.8		0.8	v		
V _{OH}	HIGH Level Output Voltage	4.5	4.40	4.50		4.40		V	$V_{IN} = V_{IH}$	$I_{OH} = -50 \ \mu A$
		4.5	3.94			3.80		V	or V _{IL}	I _{OH} = -8 mA
V _{OL}	LOW Level Output Voltage	4.5		0.0	0.1		0.1	V	$V_{IN} = V_{IH}$	$I_{OL} = 50 \ \mu A$
		4.5			0.36		0.44	V	or V _{IL}	I _{OL} = 8 mA
I _{IN}	Input Leakage Current	0 - 5.5			±0.1		±1.0	μΑ	V _{IN} = 5.5V or GND	
I _{CC}	Quiescent Supply Current	5.5			2.0		20.0	μΑ	V _{IN} = V _{CC} or GND	
ICCT	Maximum I _{CC} / Input	5.5			1.35		1.50	mA	V _{IN} = 3.4V Other Inputs = V _{CC} or GND	
I _{OFF}	Output Leakage Current	0.0			0.5		5.0	μΑ	$V_{OUT} = 5.5V$	
	(Power Down State)									

Noise Characteristics


Symbol	Parameter	V _{cc}	T _A =	25°C	Units	Conditions	
Cymbol	i didilotor	(V)	Тур	Limit	onito	Conditions	
V _{OLP} (Note 6)	Quiet Output Maximum Dynamic V _{OL}	5.0	0.4	0.8	V	C _L = 50 pF	
V _{OLV} (Note 6)	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.4	-0.8	V	C _L = 50 pF	
V _{IHD} (Note 6)	Minimum HIGH Level Dynamic Input Voltage	5.0		2.0	V	C _L = 50 pF	
V _{ILD} (Note 6)	Maximum LOW Level Dynamic Input Voltage	5.0		0.8	V	C _L = 50 pF	

Note 6: Parameter guaranteed by design.

AC Electrical Characteristics									
Symbol	Parameter	V _{cc}		$T_A = 25^{\circ}C$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Conditions
	Farameter	(V)	Min	Тур	Max	Min	Max	Units	Conditions
t _{PLH}	Propagation Delay	5.0 ± 0.5		5.0	6.9	1.0	8.0		$C_L = 15 \text{ pF}$
t _{PHL}				5.5	7.9	1.0	9.0	ns	$C_L = 50 \text{ pF}$
CIN	Input Capacitance			4	10		10	pF	V _{CC} = Open
CPD	Power Dissipation Capacitance			17				pF	(Note 7)


Note 7: C_{PD} is defined as the value of the internal equivalent capacitance, which is calculated from the operating current consumption without load. Average operating current can be obtained from the equation: I_{CC} (opr.) = $C_{PD} * V_{CC} * f_{IN} + I_{CC}/4$ (per gate)

www.fairchildsemi.com




www.fairchildsemi.com

4



74VHCT00A

www.fairchildsemi.com



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.