

74LVXC3245

8-Bit Dual Supply Configurable Voltage Interface Transceiver with 3-STATE Outputs

General Description

The LVXC3245 is a 24-pin dual-supply, 8-bit configurable voltage interface transceiver suited for PCMCIA and other real time configurable I/O applications. The V_{CCA} pin accepts a 3V supply level. The A Port is a dedicated 3V port. The V_{CCB} pin accepts a 3V-to-5V supply level. The B Port is configured to track the V_{CCB} supply level respectively. A 5V level on the V_{CC} pin will configure the I/O pins at a 5V level and a 3V V_{CC} will configure the I/O pins at a 3V level. The A Port should interface with a 3V host system and the B Port to the card slots. This device will allow the V_{CCB} voltage source pin and I/O pins on the B Port to float when \overline{OE} is HIGH. This feature is necessary to buffer data to and from a PCMCIA socket that permits PCMCIA cards to be inserted and removed during normal operation.

Features


- Bidirectional interface between 3V and 3V-to-5V buses
- Control inputs compatible with TTL level
- Outputs source/sink up to 24 mA
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Implements patented EMI reduction circuitry
- Flexible V_{CCB} operating range
- Allows B Port and V_{CCB} to float simultaneously when \overline{OE} is HIGH
- Functionally compatible with the 74 series 245

Ordering Code:

| Order Number | Package Number | Package Description |
|---------------|----------------|---|
| 74LVXC3245WM | M24B | 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide |
| 74LVXC3245QSC | MQA24 | 24-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide |
| 74LVXC3245MTC | MTC24 | 24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.


Logic Symbol



Pin Descriptions

| Pin Names | Description |
|--------------------------------|----------------------------------|
| \overline{OE} | Output Enable Input |
| T/R | Transmit/Receive Input |
| A ₀ -A ₇ | Side A Inputs or 3-STATE Outputs |
| B ₀ -B ₇ | Side B Inputs or 3-STATE Outputs |


Connection Diagram



Truth Table

| Inputs | | Outputs |
|-----------------|-------------|---------------------|
| \overline{OE} | T/\bar{R} | |
| L | L | Bus B Data to Bus A |
| L | H | Bus A Data to Bus B |
| H | X | HIGH-Z State |

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

Logic Diagram

| Absolute Maximum Ratings (Note 1) | | | | Recommended Operating Conditions (Note 2) | | | | | | | | | |
|-----------------------------------|--|-----------------|---------------|---|-------------------|---|-----------|-------|--|--|--|--|--|
| Symbol | Parameter | V_{CCA} (V) | V_{CCB} (V) | $T_A = 25^\circ C$ | | $T_A = -40^\circ C \text{ to } +85^\circ C$ | | Units | Conditions | | | | |
| | | | | Typ | Guaranteed Limits | | | | | | | | |
| V_{IHA} | Minimum HIGH Level Input Voltage | A_n | 2.7 | 3.0 | | | | V | $V_{OUT} \leq 0.1V$ or $\geq V_{CC} - 0.1V$ | | | | |
| | | \overline{OE} | 3.0 | 3.6 | | | | | | | | | |
| | | T/R | 3.6 | 5.5 | | | | | | | | | |
| | V_{IHB} | B_n | 2.7 | 3.0 | | | | | | | | | |
| | | | 3.0 | 3.6 | | | | | | | | | |
| | | | 3.6 | 5.5 | 2.0 | | | | | | | | |
| | V_{ILA} | A_n | 2.7 | 3.0 | | | | | | | | | |
| | | \overline{OE} | 3.0 | 3.6 | | | | | | | | | |
| | | T/R | 3.6 | 5.5 | 0.8 | | | | | | | | |
| | V_{ILB} | B_n | 2.7 | 3.0 | | | | | | | | | |
| | | | 3.0 | 3.6 | | | | | | | | | |
| | | | 3.6 | 5.5 | 0.8 | | | | | | | | |
| V_{OHA} | Minimum HIGH Level Output Voltage | 3.0 | 3.0 | 2.99 | 2.9 | | | V | $I_{OUT} = -100 \mu A$ $I_{OH} = -12 mA$ $I_{OH} = -24 mA$ $I_{OH} = -12 mA$ $I_{OH} = -24 mA$ | | | | |
| | | 3.0 | 3.0 | 2.85 | 2.56 | | | | | | | | |
| | | 3.0 | 3.0 | 2.65 | 2.35 | | | | | | | | |
| | | 2.7 | 3.0 | 2.5 | 2.3 | | | | | | | | |
| | | 2.7 | 4.5 | 2.3 | 2.1 | | | | | | | | |
| | V_{OHB} | 3.0 | 3.0 | 2.99 | 2.9 | | | | | | | | |
| | | 3.0 | 3.0 | 2.85 | 2.56 | | | | | | | | |
| | | 3.0 | 3.0 | 2.65 | 2.35 | | | | | | | | |
| | | 3.0 | 4.5 | 4.25 | 3.86 | | | | | | | | |
| | V_{OLA} | 3.0 | 3.0 | 0.002 | 0.1 | | | | | | | | |
| | | 3.0 | 3.0 | 0.21 | 0.36 | | | | | | | | |
| | | 2.7 | 3.0 | 0.11 | 0.36 | | | | | | | | |
| | | 2.7 | 4.5 | 0.22 | 0.42 | | | | | | | | |
| V_{OLB} | 3.0 | 3.0 | 0.002 | 0.1 | | | | V | $I_{OUT} = 100 \mu A$ $I_{OL} = 24 mA$ $I_{OL} = 12 mA$ $I_{OL} = 24 mA$ | | | | |
| | 3.0 | 3.0 | 0.21 | 0.36 | | | | | | | | | |
| | 3.0 | 4.5 | 0.18 | 0.36 | | | | | | | | | |
| | 3.0 | 4.5 | 0.18 | 0.44 | | | | | | | | | |
| | 3.0 | 4.5 | 0.18 | 0.44 | | | | | | | | | |
| I_{IN} | Maximum Input Leakage Current @ $\overline{OE}, T/R$ | 3.6 | 3.6 | ± 0.1 | | | ± 1.0 | | μA | | | | |
| | | 3.6 | 5.5 | ± 0.1 | | | ± 1.0 | | | | | | |

DC Electrical Characteristics (Continued)

| Symbol | Parameter | V_{CCA} (V) | V_{CCB} (V) | $T_A = 25^\circ C$ | | $T_A = -40^\circ C \text{ to } +85^\circ C$ | Units | Conditions |
|-----------------|---|-------------------|------------------|--------------------|------------------------|---|---------|--|
| | | | | Typ | Guaranteed Limits | | | |
| I_{OZA} | Maximum 3-STATE Output Leakage @ A_n | 3.6 3.6 | 3.6 5.5 | | ± 0.5 ± 0.5 | ± 5.0 ± 5.0 | μA | $V_I = V_{IL}, V_{IH},$ $\overline{OE} = V_{CCA}$ $V_O = V_{CCA}, GND$ |
| I_{OZB} | Maximum 3-STATE Output Leakage @ B_n | 3.6 3.6 | 3.6 5.5 | | ± 0.5 ± 0.5 | ± 5.0 ± 5.0 | μA | $V_I = V_{IL}, V_{IH},$ $\overline{OE} = V_{CCA}$ $V_O = V_{CCB}, GND$ |
| ΔI_{CC} | Maximum I_{CC}/Input | 3.6 All Inputs | 5.5 3.6 | 1.0 0.35 | 1.35 0.5 | 1.5 0.5 | mA | $V_I = V_{CCB}-2.1V$ $V_I = V_{CC}-0.6V$ |
| I_{CCA1} | Quiescent V_{CCA} Supply Current as B Port Floats | 3.6 | Open | | 5 | 50 | μA | $A_n = V_{CCA} \text{ or GND}$ $B_n = \text{Open}, \overline{OE} = V_{CCA},$ $T/\overline{R} = V_{CCA}, V_{CCB} = \text{Open}$ |
| I_{CCA2} | Quiescent V_{CCA} Supply Current | 3.6 3.6 | 3.6 5.5 | | 5 5 | 50 50 | μA | $A_n = V_{CCA} \text{ or GND},$ $B_n = V_{CCB} \text{ or GND},$ $\overline{OE} = \text{GND}, T/\overline{R} = \text{GND}$ |
| I_{CCB} | Quiescent V_{CCB} Supply Current | 3.6 3.6 | 3.6 5.5 | | 5 8 | 50 80 | μA | $A_n = V_{CCA} \text{ or GND},$ $B_n = V_{CCB} \text{ or GND},$ $\overline{OE} = \text{GND}, T/\overline{R} = V_{CCA}$ |
| V_{OLPA} | Quiet Output Maximum Dynamic | 3.3 3.3 | 3.3 5.0 | | 0.8 0.8 | | V | (Note 3)(Note 4) |
| V_{OLPB} | V_{OL} | 3.3 3.3 | 3.3 5.0 | | 0.8 1.5 | | V | (Note 3)(Note 4) |
| V_{OLVA} | Quiet Output Minimum Dynamic | 3.3 3.3 | 3.3 5.0 | | -0.8 -0.8 | | V | (Note 3)(Note 4) |
| V_{OLVB} | V_{OL} | 3.3 3.3 | 3.3 5.0 | | -0.8 -1.2 | | V | (Note 3)(Note 4) |
| V_{IHDA} | Minimum HIGH Level Dynamic Input Voltage | 3.3 3.3 | 3.3 5.0 | | 2.0 2.0 | | V | (Note 3)(Note 5) |
| V_{IHDB} | | 3.3 3.3 | 3.3 5.0 | | 2.0 3.5 | | V | (Note 3)(Note 5) |
| V_{ILDA} | Maximum LOW Level Dynamic Input Voltage | 3.3 3.3 | 3.3 5.0 | | 0.8 0.8 | | V | (Note 3)(Note 5) |
| V_{ILDB} | | 3.3 3.3 | 3.3 5.0 | | 0.8 1.5 | | V | (Note 3)(Note 5) |

Note 3: Worst case package.

Note 4: Max number of outputs defined as (n). Data inputs are driven 0V to V_{CC} level; one output at GND.

Note 5: Max number of Data Inputs (n) switching. (n-1) inputs switching 0V to V_{CC} level. Input-under-test switching:
 V_{CC} level to threshold (V_{IH}), 0V to threshold (V_{IL}), f = 1 MHz.

AC Electrical Characteristics

| Symbol | Parameter | $T_A = +25^\circ C$ $C_L = 50 \text{ pF}$ | | | $T_A = -40^\circ C \text{ to } +85^\circ C$ $C_L = 50 \text{ pF}$ | | | $T_A = +25^\circ C$ $C_L = 50 \text{ pF}$ | | | $T_A = -40^\circ C \text{ to } +85^\circ C$ $C_L = 50 \text{ pF}$ | | | Units | |
|------------|---|--|-----------------|-----|--|------|-----|--|------|-----|--|-----|-----|-------|--|
| | | $V_{CCA} = 2.7V\text{--}3.6V$ $V_{CCB} = 4.5V\text{--}5.5V$ | | | $V_{CCA} = 2.7V\text{--}3.6V$ $V_{CCB} = 4.5V\text{--}5.5V$ | | | $V_{CCA} = 2.7V\text{--}3.6V$ $V_{CCB} = 3.0V\text{--}3.6V$ | | | $V_{CCA} = 2.7V\text{--}3.6V$ $V_{CCB} = 3.0V\text{--}3.6V$ | | | | |
| | | Min | Typ (Note 6) | Max | Min | Max | Min | Typ (Note 7) | Max | Min | Max | Min | Max | | |
| t_{PHL} | Propagation Delay A to B | 1.0 | 4.8 | 8.0 | 1.0 | 8.5 | 1.0 | 5.5 | 8.5 | 1.0 | 9.0 | ns | ns | | |
| t_{PLH} | Propagation Delay B to A | 1.0 | 3.9 | 6.5 | 1.0 | 7.0 | 1.0 | 5.2 | 8.0 | 1.0 | 8.5 | ns | ns | | |
| t_{PZL} | Output Enable Time \overline{OE} to B | 1.0 | 3.8 | 6.5 | 1.0 | 7.0 | 1.0 | 4.4 | 7.0 | 1.0 | 7.5 | ns | ns | | |
| t_{PZH} | Output Enable Time \overline{OE} to A | 1.0 | 4.3 | 7.5 | 1.0 | 8.0 | 1.0 | 5.1 | 7.5 | 1.0 | 8.0 | ns | ns | | |
| t_{PHZ} | Output Disable Time \overline{OE} to B | 1.0 | 4.7 | 8.0 | 1.0 | 8.5 | 1.0 | 6.0 | 9.0 | 1.0 | 9.5 | ns | ns | | |
| t_{PLZ} | Output Disable Time \overline{OE} to A | 1.0 | 4.8 | 8.5 | 1.0 | 9.0 | 1.0 | 6.1 | 9.5 | 1.0 | 10.0 | ns | ns | | |
| t_{PZL} | Output Enable Time \overline{OE} to A | 1.0 | 5.9 | 9.5 | 1.0 | 10.0 | 1.0 | 6.4 | 10.0 | 1.0 | 10.5 | ns | ns | | |
| t_{PZH} | Output Disable Time \overline{OE} to A | 1.0 | 5.4 | 9.0 | 1.0 | 9.5 | 1.0 | 5.8 | 9.0 | 1.0 | 9.5 | ns | ns | | |
| t_{PHZ} | Output Disable Time \overline{OE} to B | 1.0 | 4.0 | 8.0 | 1.0 | 8.5 | 1.0 | 6.3 | 9.5 | 1.0 | 10.0 | ns | ns | | |
| t_{PLZ} | Output Enable Time \overline{OE} to B | 1.0 | 3.8 | 7.5 | 1.0 | 8.0 | 1.0 | 4.5 | 8.0 | 1.0 | 8.5 | ns | ns | | |
| t_{OSHL} | Output to Output Skew (Note 8) Data to Output | | 1.0 | 1.5 | | 1.5 | | 1.0 | 1.5 | | 1.5 | ns | ns | | |

Note 6: Typical values at $V_{CCA} = 3.3V$, $V_{CCB} = 5.0V$ @ $25^\circ C$.

Note 7: Typical values at $V_{CCA} = 3.3V$, $V_{CCB} = 3.3V$ @ $25^\circ C$.

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.

Capacitance

| Symbol | Parameter | Typ | Units | Conditions |
|-----------|---|------------|----------|--|
| C_{IN} | Input Capacitance | 4.5 | pF | $V_{CC} = \text{Open}$ |
| $C_{I/O}$ | Input/Output Capacitance | 10 | pF | $V_{CCA} = 3.3V$ $V_{CCB} = 5.0V$ |
| C_{PD} | Power Dissipation Capacitance (Note 9) | A→B B→A | 50 40 | pF $V_{CCB} = 5.0V$ $V_{CCA} = 3.3V$ |

Note 9: C_{PD} is measured at 10 MHz.

Power Up Considerations

To insure the system does not experience unnecessary I_{cc} current draw, bus contention, or oscillations during power up, the following guidelines should be adhered to (refer to Table 1):

- Power up the control side of the device first. This is the V_{CCA} side.
- \overline{OE} should ramp with or ahead of V_{CCA}. This will help guard against bus contention.
- The Transmit/Receive control pin (T/R) should ramp with V_{CCA}, this will ensure that the A Port data pins are con-

figured as inputs. With V_{CCA} receiving power first, the A I/O Port should be configured as inputs to help guard against bus contention and oscillations.

- A side data inputs should be driven to a valid logic level. This will prevent excessive current draw.

The above steps will ensure that no bus contention or oscillations, and therefore no excessive current draw occurs during the power up cycling of these devices. These steps will help prevent possible damage to the translator devices and potential damage to other system components.


TABLE 1. Low Voltage Translator Power Up Sequencing Table

| Device Type | V _{CCA} | V _{CCB} | T/R | \overline{OE} | A Side I/O | B Side I/O | Floating Pin Allowed |
|-------------|----------------------|----------------------------|-------------------------------|-------------------------------|---------------------------------|------------|---|
| 74LVXC3245 | 3V (power up 1st) | 3V to 5.5V configurable | ramp with V _{CCA} | ramp with V _{CCA} | logic 0V or V _{CCA} | outputs | yes, V _{CCB} and B I/O's w/ \overline{OE} HIGH |

Please reference Application Note AN-5001 for more detailed information on using Fairchild's LVX Low Voltage Dual Supply CMOS Translating Transceivers.

Configurable I/O Application for PCMCIA Cards

Block Diagram




The LVXC3245 is a 24-pin dual supply device well suited for PCMCIA configurable I/O applications. Ideal for low power notebook designs, the LVXC3245 consumes less than 1 mW of quiescent power in all modes of operation. The LVXC3245 meets all PCMCIA I/O voltage requirements at 5V and 3.3V operation. By tying V_{CCB} of the LVXC3245 to the card voltage supply, the PCMCIA card


will always experience rail to rail output swings, maximizing the reliability of the interface.

The V_{CCA} pin on the LVXC3245 must always be tied to a 3V power supply. This voltage connection provides internal references needed to account for variations in V_{CCB}. When connected as in the figure above, the LVXC3245 meets all the voltage and current requirements of the ISA bus standard (IEEE P996).

Physical Dimensions inches (millimeters) unless otherwise noted




24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
Package Number M24B



24-Lead Quarter Size Outline Package (QSOP), JEDEC MO-37, 0.150" Wide
Package Number MQA24

74LVXC3245 8-Bit Dual Supply Configurable Voltage Interface Transceiver with 3-STATE Outputs



24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC24

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com