

PRELIMINARY

VES9600

SINGLE CHIP DVB-T CHANNEL RECEIVER

FEATURES

- 2K and 8K COFDM demodulator (Fully DVB-T compliant: ETS 300-744).
- All modes supported including hierarchical modes.
- On chip 9-bit ADC.
- Digital down conversion.
- Fully automatic transmission parameters detection.
- Crystal or VCXO clock generation.
- Frequency offset estimator to speed up the scan.
- RF Tuner input power measurement
- On chip FEC decoder, full DVB-T compliant.
- Parallel or serial transport stream interface.
- DSP based synchronization.
- BER measurement
- SNR estimation
- Channel frequency response output.
- Channel impulse response output.
- Controllable dedicated I2C tuner bus.
- 2 low frequency spare DAC. ($\Delta\Sigma$)
- Spare I/O.
- I2C bus interface, for easy control.
- CMOS 0.35μm technology.

APPLICATIONS

- DVB-T fully compatible.
- Digital data transmission using COFDM modulations.

DESCRIPTION

The VES9600 is a single chip channel receiver for 2K and 8K COFDM modulated signals based on the ETSI specification (ETSI 300 744). The device interfaces directly to an IF signal, which is sampled by a 9-bit AD converter.

The VES9600 performs all the COFDM demodulation tasks from IF signal to the MPEG2 transport stream. An internal DSP core manages the synchronization and the control of the demodulation process.

After base band conversion and FFT, the channel frequency response is estimated based on the scattered pilots, and filtered in both time and frequency domains. This estimation is used as a correction on the signal, carrier by carrier. A common phase error and estimator is used to deal with the tuner phase noise.

The FEC decoder is automatically synchronized thanks to the frame synchronization algorithm that uses the TPS information included in the modulation. Finally descrambling according to DVB-T standard, is achieved at the Reed Solomon output.

This device is controlled via an I2C bus. The chip provides a switchable tuner I2C bus to be disconnected from the I2C master when not necessary. The DSP software code can be fed to the chip via the master I2C bus or via a dedicated I2C bus (Eeprom).

Designed in 0.35 μm CMOS technology and housed in a 208-pin MQFP package, the VES9600 operates over the commercial temperature range.



CAUTION

This document is preliminary and is subject to change. Contact a VLSI Technology representative to determine if this is the current information on this device.

The information contained in this document has been carefully checked and is believed to be reliable. However, VLSI Technology makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon, it. VLSI **Technology** does not guarantee that the use of any information contained herein will not infringe upon the patent, trademark, copyright, mask work right or other rights of third parties, and no patent or other license is implied


This document does not in any way extend VLSI Technology warranty on any product beyond that set forth in its standard terms and conditions of sale. VLSI Technology reserves the right to make changes in the products or specifications, or both, presented in this publication at any time and without notice.

LIFE SUPPORT APPLICATIONS: VLSI Technology products are not intended for use as critical components in life support appliances, devices, or systems in which the failure of a VLSI Technology product to perform could be expected to result in personal injury.

VES9600 Data sheet	
revision history	
Revision number	Observation
Rev1.0	Engineering document
Rev1.1	Typo errors
Rev1.2	Pin 7, 17, 70 & 200 from VCC to VDD



FIGURE 1: FUNCTIONAL BLOCK DIAGRAM





INPUT - OUTPUT SIGNAL DESCRIPTION

SYMBOL	PIN NUMBER	TYPE	DESCRIPTION			
	CLOCK AND RESET SIGNALS					
CLR#	32	ı	reset signal, active low			
XIN	8	I	Crystal oscillator input pin. When USE_NCO pin is high a third overtone XTAL should be connected between the XIN and XOUT pins. When USE_NCO pin is low a VCXO should be connected between XIN and via a RC filter to the CTRL_VCXO output.			
XOUT	9	0	Crystal oscillator output pin.			
SACLK	25	O (5V)	Sampling frequency output. This output clock can be fed to an external (10-bit) ADC as sampling clock. SACLK= XIN/2			
USE_NCO	33	Ì	When low the chip is in VCXO mode else in NCO mode			
CTRL_VCXO	26	O (5V)	If not in NCO mode, control of an external sampling VCXO (after low-pass filtering)			
CLK_X1	181	O (5V)	Internal SACLK equivalent monitoring output.			
CLK_X2	180	O (5V)	Internal SACLK* 2 equivalent monitoring output.			

	DEMODULATOR SIGNALS				
FI[9:0]	12-13-14-15-16-	I	Input data from an external ADC, FI must be tied to ground when not		
	19-20-21-22-23		used, positive notation (from 0 to 1023) or two's complement notation		
			(from -512 to 511).		
FFT_WIN_IN	81	1	to be connected to FFT_WIN_OUT in default mode.		
FFT_WIN_OUT	82	0	Output signal, indicating the start of the active data; equals 1 during		
		(3.3)	complex sample 0 of the active FFT block		
VAGC	27	0	output value from the Delta-Sigma Modulator, used to control a log-		
		(5V)	scaled amplifier (after analog filtering)		
RECOV_DATA	168-169-170-	0	Demodulator output signal (after channel correction), synchronous with		
[7:0]	171-172-173-	(3.3)	the falling edge of CLK_X1, provided in a multiplexed way, I first.		
	174-175		Normal order.		
CFND[3:0]	151-152-153-154		Multiplexed output bearing the confidence factor during I and channel		
		(3.3)	response square amplitude during Q (4 MSB bits), respectively to		
			RECOV_DATA. (For the channel square amplitude see C2_H2)		
H2[3:0]	160-161-162-163		4 LSB bits of the channel response square amplitude according to		
		(3.3)	CFND.		
EN_CLK	150	0	enable clk18 to synchronize and phase the RECOV_DATA H2 et		
		(3.3)	CFND outputs. EN_CLK is set to 1 during I and 0 during Q.		
D_START	145	0	Output signal, indicating the start of the active data out of the		
		(3.3)	equalizer; equals 1 during sample Kmin of the RECOV_DATA current		
			output block, for 2 18MHz clock cycles. CAUTION: sample Kmin does		
			not convey regular data, since it happens to be a continual carrier; it is		
			the first active (non zero) sample of the current OFDM block, but		
			D_VAL and TPS_VAL (see below) will be low.		
D_VAL	144	0	active when RECOV_DATA corresponds to regular data.		
		(3.3)			
FRAME	147	0	Indicate the active data out of the first block in a frame at the		
		(3.3)	demodulation part output. (RECOV_DATA)		
SUPER_FRAME	146	0	Same as FRAME in 8K; in 2K, active only on the first block of each		
		(3.3)	superframe. Indicates the beginning of a new SUPER-FRAME.		
TPS_VAL	143	0	active when RECOV_DATA corresponds to TPS demodulated data .		
		(3.3)	·		
FEL	77	0	front end lock. FEL is an output drain output and therefore requires an		
		(5V)	external pull up resistor.		



IT	76	O (5V)	Interrupt line. This output interrupt line can be configured by the I2C interface. See registers Itsel and Itstat. IT is an open drain output and therefore requires an external pull up resistor.
----	----	-----------	--

	FEC OUTPUTS			
DO[7:0]	118-119-120-	0	output data carrying the current sample of the current MPEG2 packet	
	121-124-125-	(3.3)	(188 bytes), delivered on the rising edge of OCLK by default. When	
	126-127	, ,	the serial mode is selected, the output data is delivered by DO[0].	
OCLK	113	0	Output CLock. OCLK is the output clock for the parallel DO[7:0]	
		(3.3)	outputs. OCLK is internally generated depending on which interface is	
			selected.	
DEN	115	0	output data validation signal active high during the valid and regular	
		(3.3)	data bytes (may be inverted, see serial bus description).	
PSYNC	112	0	Pulse SYNChro. This output signal goes high on a rising edge of	
		(3.3)	OCLK when a synchro byte is provided, then goes low until the next	
			synchro byte (may be inverted).	
UNCOR	114	0	RS error flag, active high on one RS packet if the RS decoder fails in	
		(3.3)	correcting the errors (may be inverted).	
FSTART	109	0	Frame start active high for one OCLK output clock cycle at the	
		(3.3)	beginning of a new superframe made of 272 OFDM symbols for the 2k	
			mode and made of 68 OFDM symbols for the 8k mode (may be	
			inverted as C3_psync).	
	108	0	viterbi output data stream, delivered on the rising hedge of HVIT. You	
DVIT		(3.3)	can also find the viterbi output on DO[0] after by-passing the RS and	
		` '	the descrambling.	
HVIT	107	0	viterbi output data stream clock, according to DVIT.	
11711		(3.3)	Thorse output data stream slook, according to DVII.	

			ON-CHIP ADC SIGNALS
VIM	48	I	Negative input to the A/D converter. This pin is DC biased to half supply through an internal resistor divider (2x10K resistors). In order to remain in the range of the ADC, the voltage difference between pins VIP and VIM should be between -0.5 and 0.5 volts.
VIP	49	I	Positive input to the A/D converter. This pin is DC biased to half supply through an internal resistor divider (2x10K resistors). In order to remain in the range of the ADC, the voltage difference between pins VIP and VIM should be between –0.5 and 0.5 volts.
CMCAP	42	I	This pin is connected to a tap point on an internal resistor divider used to create CMO and CMI. An external capacitor of value 0.1µf should be connected between this point and ground to provide good power supply rejection from the positive supply at higher frequencies.
RBIAS	39	I	An external resistor of value 3.3kΩ should be connected between this pin and ground to provide good accurate bias currents for the analog circuits on the ADC.
СМІ	40	0	This pin provides the common-mode in voltage for the analog circuits on the ADC. It is the buffered version of a voltage derived from an on-chip resistor devider, and has a nominal value of 0.75 x VD3.
СМО	41	0	This pin provides the common-mode out voltage for the analog circuits on the ADC. It is the buffered version of a voltage derived from an onchip resistor devider, and has a nominal value of 0.5 x VD3.
VREF	45	0	This is the output of an on-chip resistor divider. An external capacitor of value 0.1µf should be connected between this point and ground to provide good power supply rejection from the positive supply at higher frequencies. Reference voltages VREFP and VREFM are derived from the voltage on VREF.
VREFP	44	0	This is a positive voltage reference for the A/D converter. It is derived



			from the voltage on pin VREF through an on-chip fully-differential amplifier. The voltage on this pin is nominally equal to CMO + 0.25 volts.
VREFM	43	0	This is the negative voltage reference for the A/D converter. It is derived from the voltage on pin VREF through an on-chip fully-differential amplifier. The voltage on this pin is nominally equal to CMO- 0.25 volts.
VD1	38	I	Power supply input for the digital switching circuitry (3.3 typ).
VS1	37	I	Ground return for the digital switching circuitry.
VD2	51	- 1	Power supply input for the analog clock drivers (3.3V typ).
VS2	50	I	Ground return for the analog clock drivers.
VD3	46	I	Power supply input for the analog circuits (3.3V typ).
VS3	47	I	Ground return for analog circuits.
VD4	52	I	Power supply input that connects to an n-well guard ring that surrounds the ADC (3.3V typ).
VS4	36	ı	Ground return for the well guard ring that surrounds the ADC.

	I2C INTERFACES				
SCL	62	I	I2C serial clock. Up to 700 kbit/s, in this functional mode, I2C slave		
			device		
SDA	63	I/O	I2C serial data inout, open drain I/O pad Up to 700 kbit/s, in this		
			functional mode, I2C slave device		
	206-207		SADDR[1:0] are the 2 LSBs of the I2C address of the VES9600. The		
SADDR[1:0]		I	MSBs are internally set to 00010. Therefore the complete I2C address		
			of the VES9600 is (MSB to LSB): 0,0,0,1,0,SADDR[1], SADDR[0]		
SCL_TUN	64	0	tuner I2C serial clock signal. Can be connected or not to the master		
002_1011			I2C bus. (open drain)		
SDA_TUN	65	I/O	Tuner I2C data bus. Can be connected or not to the master I2C bus.		
			(open drain)		
SCL_EEP	66	0	Extra I2C clock line to download DSP code from an external		
			EEPROM. Optional mode. Can be connected to the master I2C Bus		
			, (open drain)		
SDA_EEP	67	I/O	Extra I2C data bus to download DSP code from an external EEPROM.		
			Optional mode. Can be connected to the master I2C Bus. (open drain)		
	204-205		EEPRAD[1:0] are the 2 LSBs of the I2C address of the EEPROM in		
EEPADDR[1:0]		ı	mode boot alone. The MSBs are internally set to 00010. Therefore the		
			complete I2C address of the EEPROM is (MSB to LSB):		
	000 000		1,0,1,0,0,EEPADDR[1], EEPADDR[0]		
EEPSP[1:0]	202-203	I	I2C EEPROM bus speed (SCL_EEP):		
			0 : 800Khz; 1 : 400Khz; 2 : 200Khz; 3 : 100Khz.		

	DSP SIGNALS			
DOWNLOAD_M	4	ı	processor control, Boot Mode	
ODE			If 0 the DSP download its software from an external eeprom on the	
			dedicated I2C BUS SDA_EEP and SCL_EEP.	
			If 1 the software is downloaded via a host in the I2C register	
			CODE_IN. In this case no need of an external eeprom.	
	3		Boot on the bist mode to test the DSP RAM bank.	
DSP_BIST		I	If good SP_OUT[0] = 1	
			In normal mode of operation, DSP_BIST must be grounded.	
SDI_TCK	194	ı	Oak+ DSP smart debug interface, SDI+ external JTAG clock	
SDI_TDI	195	ı	Oak+ DSP smart debug interface, SDI+ JTAG serial output	
SDI_TMS	196	I	Oak+ DSP smart debug interface, SDI+ JTAG test mode select	
SDI TDO	197	0	Oak+ DSP smart debug interface, SDI+ JTAG serial output	



		(3.3)	
SP_IN[3:0]	72-73-74-75		Spare inputs
SP_OUT[7:0]	88-89-90-91-92- 93-94-95	O (3.3)	Spare outputs
CTRL[1:0]	84-85	O (3.3)	control detection signal, flag monitoring outputs.
DS_SPARE_1	28	0	Spare delta-sigma output. Managed by the DSP to handle a low
		(5V)	frequency DAC. (automatic first stage tuner AGC measurement for
			example).
DS_SPARE_2	29	0	Spare delta-sigma output. Managed by the DSP or by an I2C register
		(5V)	to generate an analog level. (after a RC low-pass filter)
TESTADC	55	1	Must be set to "1"

	BOUNDARY SCAN			
TCK	187		clock signal for boundary-scan. Wired to GND (if not used)	
TDI	188	I	Input port for boundary-scan. Wired to GND (if not used)	
TMS	190	I	Mode programming signal for boundary-scan. Wired to GND (if not used)	
TRST	189	ı	Asynchronous reset signal for boundary-scan. Wired to GND (if not	
11(01	103	'	used)	
TDO	191	O (5V)	Output port for boundary-scan. NC (if not used)	

			POWER SUPPLIES
GND	2-10-18-31-69-	GN	
	71-80-87-97-		
	117-123-134-		Ground level 0 V
	142-149-165-		
	177-183-193-201		
VCC	1-30-68-79-192	VCC	Positive Power Supply 5 V typical
		5V	Positive Power Supply 5 v typical
VDD	7-17-70-86-96-	VDD	
	116-122-133-	3.3V	Positiva Power Supply 3.2 V typical
	141-148-164-		Positive Power Supply 3.3 V typical
	176-182-200		

FIGURE 2: BLOCK DIAGRAM






FIGURE 3: PIN DIAGRAM






TABLE 1: PIN DESCRIPTION

	1	
Pin	Pin Name	Direction
1	VCC	-
2 3 4 5	VSS DSP_BIST DWNLD_MODE	-
3	DSP_BIST	I
4	DWNLD_MODE	Į
5	-	I ³
6	-	I ³
7	VCC	-
8	XIN	I
9	XOUT VSS	0
10	VSS	-
11	-	
12	FI[9]	I
13	FI[8]	I
14	FI[7]	I
15	FI[6]	I
16	FI[5]	I
17	VCC	-
18	VSS	-
19	FI[4]	I
20	FI[3]	l
21	FI[3] FI[2] FI[1] FI[0]	i
22	FI[1]	l
23	FIIOI	i
24		1 ³
25	SACLK	0
26	CTRL_VCXO	0
27	VAGC	0
28	DS_SPARE_1	0
29	DS_SPARE_2	0
30	VCC	U
31	VSS	-
32	CLR#	- I
33	USE_NCO	I
34	USE_NCO	I
35	-	
	-	I
36	VS4	-
37	VS1	-
38	VD1	-
39	RBIAS	I
40	CMI	0
41	CMO	0
42	CMCAP	I
43	VREFM	0
44	VREFP VREF	0
45	VREF	0
46	VD3	-
47	VS3	-
48	VIM	I
49	VIP	l
50	VS2	-
51	VD2	-
52	VD4	-
53	-	-

54	-	-
55	TEST_ADC	I
56	-	I ³
57	-	O^3
58		O ³ O ³ O ³ O ³
59		O^3
	-	O ³
60	-	0
61	-	O ³
62	SCL	I
63	SDA	I/O
64	SCL_TUN	OD
65	SDA_TUN	I/O
66	SCL_TUN SDA_TUN SCL_EEP	OD
67	SDA EEP	I/O
68	VCC	-
69	VSS	_
70	VCC	_
71	VSS	_
72		-
	SP_IN[3]	
73	SP_IN[2]	l l
74	SP_IN[1]	<u>l</u>
75	SP_IN[0]	I
76	IT	OD
77	FEL	OD
78	-	I ³
79	VCC	-
80	VSS	-
81	FFT_WIN_IN	- I ¹
82	FFT_WIN_OUT	0
83		
84	CTRL[1]	0
		0
85	CTRL[0]	U
86	VDD	-
87	VSS	- 0
88	SP_OUT[7]	
89	SP_OUT[6]	0
90	SP_OUT[5]	0
91	SP_OUT[4]	0
92	SP_OUT[3]	0
93	SP_OUT[2]	0
94	SP_OUT[1]	0
95	SP_OUT[0]	0
96	VDD	_
97	VSS	_
	V 00	
98	-	I
99	-	I
100	-	
101	-	³
102	-	3
103	-	I ³
	-	I ³
104		
104 105	-	I ³
	-	
105	- - HCORE	

110	400	FOTABT	
111	109	FSTART	O 3
130 - I³ 131 - I³ 132 - O³ 133 VDD - 134 VSS - 135 - O³ 136 - O³ 137 - I³ 138 - I³ 139 - I³ 140 - I³ 141 VDD - 142 VSS - 143 TPS_VAL O 144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O		-	U ³
130 - I³ 131 - I³ 132 - O³ 133 VDD - 134 VSS - 135 - O³ 136 - O³ 137 - I³ 138 - I³ 139 - I³ 140 - I³ 141 VDD - 142 VSS - 143 TPS_VAL O 144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O	111	-	l [°]
130 - I³ 131 - I³ 132 - O³ 133 VDD - 134 VSS - 135 - O³ 136 - O³ 137 - I³ 138 - I³ 139 - I³ 140 - I³ 141 VDD - 142 VSS - 143 TPS_VAL O 144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O	112		0
130 - I³ 131 - I³ 132 - O³ 133 VDD - 134 VSS - 135 - O³ 136 - O³ 137 - I³ 138 - I³ 139 - I³ 140 - I³ 141 VDD - 142 VSS - 143 TPS_VAL O 144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O	113		0
130 - I³ 131 - I³ 132 - O³ 133 VDD - 134 VSS - 135 - O³ 136 - O³ 137 - I³ 138 - I³ 139 - I³ 140 - I³ 141 VDD - 142 VSS - 143 TPS_VAL O 144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O	114		0
130 - I³ 131 - I³ 132 - O³ 133 VDD - 134 VSS - 135 - O³ 136 - O³ 137 - I³ 138 - I³ 139 - I³ 140 - I³ 141 VDD - 142 VSS - 143 TPS_VAL O 144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O	115		0
130 - I³ 131 - I³ 132 - O³ 133 VDD - 134 VSS - 135 - O³ 136 - O³ 137 - I³ 138 - I³ 139 - I³ 140 - I³ 141 VDD - 142 VSS - 143 TPS_VAL O 144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O			-
130 - I³ 131 - I³ 132 - O³ 133 VDD - 134 VSS - 135 - O³ 136 - O³ 137 - I³ 138 - I³ 139 - I³ 140 - I³ 141 VDD - 142 VSS - 143 TPS_VAL O 144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O			-
130 - I³ 131 - I³ 132 - O³ 133 VDD - 134 VSS - 135 - O³ 136 - O³ 137 - I³ 138 - I³ 139 - I³ 140 - I³ 141 VDD - 142 VSS - 143 TPS_VAL O 144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O	118		0
130 - I³ 131 - I³ 132 - O³ 133 VDD - 134 VSS - 135 - O³ 136 - O³ 137 - I³ 138 - I³ 139 - I³ 140 - I³ 141 VDD - 142 VSS - 143 TPS_VAL O 144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O	119		0
130 - I³ 131 - I³ 132 - O³ 133 VDD - 134 VSS - 135 - O³ 136 - O³ 137 - I³ 138 - I³ 139 - I³ 140 - I³ 141 VDD - 142 VSS - 143 TPS_VAL O 144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O			0
130 - I³ 131 - I³ 132 - O³ 133 VDD - 134 VSS - 135 - O³ 136 - O³ 137 - I³ 138 - I³ 139 - I³ 140 - I³ 141 VDD - 142 VSS - 143 TPS_VAL O 144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O	121		0
130 - I³ 131 - I³ 132 - O³ 133 VDD - 134 VSS - 135 - O³ 136 - O³ 137 - I³ 138 - I³ 139 - I³ 140 - I³ 141 VDD - 142 VSS - 143 TPS_VAL O 144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O	122		-
130 - I³ 131 - I³ 132 - O³ 133 VDD - 134 VSS - 135 - O³ 136 - O³ 137 - I³ 138 - I³ 139 - I³ 140 - I³ 141 VDD - 142 VSS - 143 TPS_VAL O 144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O	123		-
130 - I³ 131 - I³ 132 - O³ 133 VDD - 134 VSS - 135 - O³ 136 - O³ 137 - I³ 138 - I³ 139 - I³ 140 - I³ 141 VDD - 142 VSS - 143 TPS_VAL O 144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O	124		0
130 - I³ 131 - I³ 132 - O³ 133 VDD - 134 VSS - 135 - O³ 136 - O³ 137 - I³ 138 - I³ 139 - I³ 140 - I³ 141 VDD - 142 VSS - 143 TPS_VAL O 144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O	125	DO[2]	0
130 - I³ 131 - I³ 132 - O³ 133 VDD - 134 VSS - 135 - O³ 136 - O³ 137 - I³ 138 - I³ 139 - I³ 140 - I³ 141 VDD - 142 VSS - 143 TPS_VAL O 144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O	126	DO[1]	0
130 - I³ 131 - I³ 132 - O³ 133 VDD - 134 VSS - 135 - O³ 136 - O³ 137 - I³ 138 - I³ 139 - I³ 140 - I³ 141 VDD - 142 VSS - 143 TPS_VAL O 144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O	127		0
130 - I³ 131 - I³ 132 - O³ 133 VDD - 134 VSS - 135 - O³ 136 - O³ 137 - I³ 138 - I³ 139 - I³ 140 - I³ 141 VDD - 142 VSS - 143 TPS_VAL O 144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O	128	-	l ³
144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O 155 - I³ 156 - - 157 - I³ 158 - I³ 159 - I³	129	-	1 ³
144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O 155 - I³ 156 - - 157 - I³ 158 - I³ 159 - I³		-	l ³
144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O 155 - I³ 156 - - 157 - I³ 158 - I³ 159 - I³	131	-	l ³
144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O 155 - I³ 156 - - 157 - I³ 158 - I³ 159 - I³	132	-	O ³
144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O 155 - I³ 156 - - 157 - I³ 158 - I³ 159 - I³	133		-
144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O 155 - I³ 156 - - 157 - I³ 158 - I³ 159 - I³	134	VSS	-
144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O 155 - I³ 156 - - 157 - I³ 158 - I³ 159 - I³	135	-	O ³
144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O 155 - I³ 156 - - 157 - I³ 158 - I³ 159 - I³	136	-	O^3
144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O 155 - I³ 156 - - 157 - I³ 158 - I³ 159 - I³		-	l ³
144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O 155 - I³ 156 - - 157 - I³ 158 - I³ 159 - I³		-	l ³
144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O 155 - I³ 156 - - 157 - I³ 158 - I³ 159 - I³		-	l ³
144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O 155 - I³ 156 - - 157 - I³ 158 - I³ 159 - I³		-	l ³
144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O 155 - I³ 156 - - 157 - I³ 158 - I³ 159 - I³			-
144 D_VAL O 145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O 155 - I³ 156 - - 157 - I³ 158 - I³ 159 - I³			-
145 D_START O 146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O 155 - I³ 156 - - 157 - I³ 158 - I³ 159 - I³			0
146 SUPER_FRAME O 147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O 155 - I³ 156 - - 157 - I³ 158 - I³ 159 - I³			0
147 FRAME O 148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O 155 - I³ 156 - - 157 - I³ 158 - I³ 159 - I³		D_START	0
148 VDD - 149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O 155 - I³ 156 - - 157 - I³ 158 - I³ 159 - I³			0
149 VSS - 150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O 155 - I³ 156 - - 157 - I³ 158 - I³ 159 - I³			0
150 EN_CLK O 151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O 155 - I³ 156 157 - I³ 158 - I³ 159 - I³			-
151 CFND[3] O 152 CFND[2] O 153 CFND[1] O 154 CFND[0] O 155 - I³ 156 - - 157 - I³ 158 - I³ 159 - I³			-
152 CFND[2] O 153 CFND[1] O 154 CFND[0] O 155 - I³ 156 - - 157 - I³ 158 - I³ 159 - I³			0
153 CFND[1] O 154 CFND[0] O 155 - I³ 156 157 - I³ 158 - I³ 159 - I³			
154 CFND[0] O 155 - I ³ 156 157 - I ³ 158 - I ³ 159 - I ³			
155 - I ³ 156 157 - I ³ 158 - I ³ 159 - I ³		CFND[1]	0
156 - 157 - 158 - 159 - 13 13		CFND[0]	•
157 - I ³ 158 - I ³ 159 - I ³		-	I ³
158 - I ³ 159 - I ³		-	-
159 - I ³		-	
		-	
160 H2[3] O		-	
	160	H2[3]	
161 H2[2] O			
162 H2[1] O			
163 H2[0] O	163	H2[0]	0



VDD	-
VSS	-
-	O ³
-	I ³
RECOV_DATA[7]	0
RECOV_DATA[6]	0
RECOV_DATA[5]	0
RECOV_DATA[4]	0
RECOV_DATA[3]	0
RECOV_DATA[2]	0
RECOV_DATA[1]	0
RECOV_DATA[0]	0
VDD	-
VSS	-
=	O ³
=	I ³
CLK_X2	0
	VSS - RECOV_DATA[7] RECOV_DATA[6] RECOV_DATA[5] RECOV_DATA[4] RECOV_DATA[3] RECOV_DATA[2] RECOV_DATA[1] RECOV_DATA[0] VDD VSS

181	CLK_X1	0
182	VDD	-
183	VSS	-
184	-	-
185	-	O^3
186	-	O ³
187	TCK	I
188	TDI	I
189	TRST	I
190	TMS	I
191	TDO	OD
192	VCC	-
193	VSS	-
194	SDI_TCK	I
95	SDI_TDI	I
196	SDI_TMS	I
197	SDI_TDO	OD


198	-	O ³
199	-	O ³
200	VCC	-
201	VSS	-
202	EEPSPD[1]	I
203	EEPSPD[0]	I
204	EEPRAD[1]	ı
205	EEPRAD[0]	ı
206	SADDR[1]	I
207	SADDR[0]	
208	-	l ³


Notes:

- 1.All inputs (I) are TTL, 5V tolerant inputs (excepted FFT_WIN_IN which is 3.3V only)
- 2.OD are Open Drain 5V outputs, so they must be connected to a pull-up resistor to either VDD or VCC
- 3. Test IO, inputs must be connected to GND.



PACKAGE INFORMATION





NOTE: Dimensions are in millimeters