

PRELIMINARY - August 7, 2000

TEL:805-498-2111 FAX:805-498-3804 WEB:http://www.semtech.com

DESCRIPTION

The SC1452 is a state of the art device intended to provide maximum performance and flexibility in battery operated systems. It has been designed specifically to fully support a single Li-Ion battery and its external charger voltages.

The SC1452 contains two independently enabled, ultra low dropout voltage regulators (ULDOs). It operates from an input voltage range of 2.5V to 6.5V, and a wide variety of output voltage options are available which are designed to provide an initial tolerance of $\pm 1\%$ and $\pm 2\%$ over temperature.

Each regulator has an associated active-low reset signal which is asserted when the voltage output declines below the preset threshold. Once the output recovers, the reset continues to be asserted (delayed) for a predetermined time, 50ms for reset A and 150ms for reset B. In the case of regulator B, the delay time may be reduced by the addition of an external capacitor.

The SC1452 has a bypass pin to enable the user to capacitively decouple the bandgap reference for very low output noise (down to 50µVrms).

The devices utilize CMOS technology to achieve very low operating currents (typically 150µA with both outputs supplying 150mA). The dropout voltage is typically 165mV at 150mA, helping to prolong battery life. In addition, the devices are guaranteed to provide 400mA of peak current for applications which require high initial inrush current. They have been designed to be used with low ESR ceramic capacitors to save cost and PCB area.

The SC1452 comes in the low profile 10-lead MSOP package.

FEATURES

- Up to 150mA per regulator output
- Low quiescent current
- Low dropout voltage
- Wide selection of output voltages
- Stable operation with ceramic caps
- Tight load and line regulation
- Current and thermal limiting
- Reverse input polarity protection
- <1uA off-mode current</p>
- Logic controlled electronic enable
- Programmable reset
- Full industrial temperature range

APPLICATIONS

- Cellular telephones
- Palmtop/Laptop computers
- Battery-powered equipment
- Bar code scanners
- SMPS post regulator/dc to dc modules
- High efficiency linear power supplies


ORDERING INFORMATION

Part Numbers	Package		
SC1452XIMSTR ⁽¹⁾⁽²⁾	MSOP-10		

Notes:

- (1) Where X denotes voltage options see table on page 5.
- (2) Only available in tape and reel packaging. A reel contains 2500 devices.

TYPICAL APPLICATION



PRELIMINARY - August 7, 2000

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Maximum	Units
Input Supply Voltage	V _{IN}	-5 to +7	V
Enable Input Voltage	V _{EN}	-5 to +V _{IN}	V
Operating Ambient Temperature Range	T _A	-40 to +85	°C
Operating Junction Temperature Range	T _J	-40 to +125	°C
Storage Temperature	T _{STG}	-60 to +150	°C
Thermal Resistance Junction to Ambient	θ_{JA}	113	°C/W
Thermal Resistance Junction to Case	θ_{JC}	42	°C/W
ESD Rating (Human Body Model)	ESD	2	kV

ELECTRICAL CHARACTERISTICS

Unless specified: T_A = 25°C, V_{IN} = V_{OUT} + 1V, I_{OUTA} = I_{OUTB} = 1mA, C_{OUT} = 1.0 μ F, V_{ENA} = V_{ENB} = V_{IN} . Values in **bold** apply over full operating temperature range.

Parameter	Symbol	Condition	Min	Тур	Max	Units
IN	<u>"</u>		1			
Input Supply Voltage	V_{IN}		2.5		6.5	V
Quiescent Current	IQ	$V_{ENA} = 0V$, $V_{ENB} = V_{IN}$, $I_{OUTB} = 150$ mA or		90	150	μA
		$V_{ENB} = 0V$, $V_{ENA} = V_{IN}$, $I_{OUTA} = 150$ mA			200	
		$V_{ENA} = V_{ENB} = V_{IN}, I_{OUTA} = I_{OUTB} = 150 \text{mA}$		150	240	μA
					300	
		$V_{ENA} = V_{ENB} = 0V (OFF)$		0.5	1	μA
					2	
OUTA, OUTB	·					
Output Voltage	V _{OUT}	I _{OUT} = 1mA	-1%	V _{OUT}	+1%	V
		$OmA \le I_{OUT} \le 150mA, V_{OUT} + 1V \le V_{IN} \le 5.5V$	-2%		+2%	
Line Regulation	REG _(LINE)	$V_{OUT} + 1V \le V_{IN} \le 5.5V, I_{OUT} = 1mA$		5	10	mV
					12	
Load Regulation	REG _(LOAD)	0.1mA ≤ I _{OUT} ≤ 150mA		-5	-15	mV
					-30	
Dropout Voltage	V_{D}	I _{OUT} = 1mA		1.1		mV
		I _{OUT} = 50mA		55	75	mV
					120	
		I _{OUT} =150mA		165	250	mV
					300	
Current Limit	I _{LIM}		400			mA



PRELIMINARY - August 7, 2000

ELECTRICAL CHARACTERISTICS (Cont.)

Unless specified: T_A = 25°C, V_{IN} = V_{OUT} + 1V, I_{OUTA} = I_{OUTB} = 1mA, C_{OUT} = 1.0 μ F, V_{ENA} = V_{ENB} = V_{IN} . Values in **bold** apply over full operating temperature range.

Parameter	Symbol	Condition	Min	Тур	Max	Units
OUTA, OUTB (Cont.)	,		<u>"</u>			1
Ripple Rejection	PSRR	f = 120Hz, C _{BYP} = 10nF		60		dB
Output Voltage Noise	e _n	$f = 10Hz \text{ to } 99kHz, I_{OUT} = 50mA, $ $C_{BYP} = 10nF, C_{OUT} = 2.2\mu F$		50		μV_{RMS}
ВҮР						
Start-up Rise Time	t _r	C _{BYP} = 10nF		1.5		ms
ENABLE (ENA, ENB)	,		1			'
Enable Input Threshold	V _{IH}		1.6			V
	V _{IL}				0.4	
Enable Input Current	I _{EN}				0.2	μΑ
RSTA, RSTB						
Reset Threshold	V _{TH}	V _{out} falling	88	90	92	%V _{OUT}
		V _{OUT} rising	90	92	94	
Reset A Delay	t _{RSTA}		30	50	70	ms
Reset B Delay	t _{RSTB}	$V_{DLYB} = 0V$	90	150	210	ms
Reset A, B Output Voltage ⁽¹⁾	V _{OH}	I _{SOURCE} = 0.5mA	80			%V _{OUT}
	V _{OL}	I _{SINK} = 1.2mA			0.3	V
DLYB			·			
Delay Voltage Threshold	V_{DLYB}		1.225	1.250	1.275	V
Delay Source Current	I _{DLYB}	$V_{OUTB} < V_{TH}$	2.1	3.0	3.9	μΑ
OVER TEMPERATURE PRO	TECTION		<u>.</u>			
High Trip Level	Тні			150		°C
Hysteresis	T _{HYST}			20		°C


NOTE:

(1) V_{OHA} will be a percentage of V_{OUTA} , and V_{OHB} will be a percentage of V_{OUTB} .




PRELIMINARY - August 7, 2000

BLOCK DIAGRAM



PRELIMINARY - August 7, 2000

PIN CONFIGURATION




VOLTAGE OPTIONS

Replace X in the part number (SC1452XIMS) by the letter shown below for the corresponding voltage option:

Х	V _{OUTA} (V)	V _{OUTB} (V)
А	1.8	1.8
В	2.5	2.5
С	2.8	2.8
D	3.0	3.0
E	3.3	3.3
F	3.0	2.5
G	3.0	1.8
Н	3.0	2.8
J	3.3	2.5
К	3.3	2.8

MARKING INFORMATION



= Voltage options (Example: 452F) yyww = Datecode (Example: 0008) XXXX = Lot Number (Example: E01102)

PIN DESCRIPTIONS

Pin#	Pin Name	Pin Function
1	OUTA	Regulator A output.
2	OUTB	Regulator B output.
3	GND	Ground pin.
4	RSTA	Power on reset for regulator A. Active low when OUTA is below the reset threshold.
5	RSTB	Power on reset for regulator B. Active low when OUTB is below the reset threshold.
6	DLYB	Programmable delay for RESETB. Delay time can be set by connecting a capacitor, C_{DLYB} , between this pin and ground. Ground this pin if using the default delay time.
7	ENB	Active high enable pin for output B. CMOS compatible input. Connect to IN if not being used.
8	BYP	Bypass pin for bandgap reference. Connect a 10nF capacitor, C_{BYP} , between this pin and ground for low noise operation.
9	ENA	Active high enable pin for output A. CMOS compatible input. Connect to IN if not being used.
10	IN	Input pin for both regulators.

PRELIMINARY - August 7, 2000

APPLICATIONS INFORMATION

Adjusting RSTB Delay Time

RSTB, the power on reset for regulator B, can be reduced externally by connecting a capacitor to the delay time set pin DLYB. If DLYB is connected to ground, the internally controlled delay time of 150ms (typ.) will apply.

Referring to the block diagram, as the output of regulator B (V_{OUTB}) rises and reaches the reset threshold voltage (92% $V_{OUTB(NOM)}$), two things happen:

- 1) the internal 150ms timer starts;
- 2) the 3 μ A current source turns on, charging C_{DLYB} (if connected).

If DLYB is connected to ground, RSTB goes high 150ms after V_{OUTB} crosses the threshold voltage. If a capacitor is connected between DLYB and ground, the voltage at DLYB can be described by the following equation:


$$V_{DLYB} = \frac{3 \cdot 10^{-6} \cdot t}{C_{DLYB}}$$

An internal comparator compares this voltage to a 1.25V reference, and triggers the reset high once this

voltage is reached. The delay time can be calculated by rearranging the above equation, solving for t:

$$t_{RSTB} = \frac{C_{DLYB} \bullet 1.25}{3 \bullet 10^{-6}} = 416,667 \bullet C_{DLYB}$$


Note that the *maximum* delay time is 150ms, as RSTB goes high when either the internal timer or externally set timer times out, so if t_{RSTB} is set externally for 200ms, the reset delay will still be 150ms. Thus for a 150ms delay, DLYB should be grounded, and for a delay time *less* than 150ms, C_{DLYB} can be calculated using the equation above, or read from the chart below.





PRELIMINARY - August 7, 2000

DEVICE OUTLINE - MSOP-10



LAND PATTERN - MSOP-10 - DRAWING PENDING