Data Sheet, DS2, May 2001

TE3-CHATT Channelized T3 Termination with DS3 Framer, M13 Multiplexer, T4/ E1 Framers and 256 Channel HDLC/PPP controller PEB 3456 E Version 2.1

Datacom

The second secon



Never stop thinking.

Edition 05.2001

Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 München, Germany © Infineon Technologies AG 5/21/01. All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

TE3-CHATT Channelized T3 Termination with DS3 Framer, M13 Multiplexer, T1/ E1 Framers and 256 Channel HDLC/PPP controller PEB 3456 E Version 2.1

Datacom



Never stop thinking.



Revision	History: 05.2001 DS2
Previous \	
Major cha	nges to document since last version
Page	Description
27	Pin Diagram Added
162	Corrected Part Number from 0076 to 0077.
208	Swap the bit positions of TBRTC and TBFTC In the CSPEC_BUFFER register as their bit postitions were not correct in the preliminary data sheet.
209	Swap the postions of TBRTC with TBFTC in Table 8-7, as their column positions were not correct in the preliminary data sheet
213	Fixed typo in CSPEC_IMASK register, replaced ROFD with RFOD
243	Fixed typo in IQMASK, replaced ROFD with RFOD
256	Added note to clarify configuration of FDL links 28 and 29.
263	Added special programming note for reseting D3CLKCS register
268	Added text to clarify function of TXBIT in D3TCOM
268	Reset value of D3TCOM Register was incorrectly documented.
268	Note added to recommend seting register D3TCOM to 0070 after reset, for normal operation.
284	Note added to explain that reset value of D3RSTAT will be different after some time.
302	Note added to explain that reset value of D2RSTAT will be different after some time
389	Update voltage min/max information for Table 9-1 Absolute Maximum Ratings
391	Update timing Information for Table 9-4 DC Characteristics (PCI Interface Pins)
392	Update timing Information for Table 9-5 PCI Clock Characteristics
393	Update timing Information for Table 9-6 PCI Interface Signal Characteristics
396	Update timing Information for Table 9-8 Intel Bus Interface Timing
397	Intel Bus Interface Timing Diagram modified. The setup and hold times for "LD to LRDY" was not a valid timing parameter. Instead, the setup and hold parameters for "LD to LRD" were specified.



	History:05.2001DSVersion:Preliminary Data Sheet 11.1999nges to document since last version	2
Page	Description	
399	Update timing Information for Table 9-9 Intel Bus Interface Timing (Master Mode)	
399	Timing parameter (setup time) 67a was changed from "LD to LDRY" to to LRD", because it was not a valid timing parameter.	"LD
399	Timing parameter (hold time) 67b was changed from "LD to LDRY" to to LRD", because it was not a valid timing parameter.	"LD
401	Update timing Information for Table 9-10 Motorola Bus Interface Tir	ning
404	Update timing Information for Table 9-11 Motorola Bus Interface Tin (Master Mode)	ning
407	Update timing Information for Table 9-13 DS3 Transmit Cycle Timi	ng

For questions on technology, delivery and prices please contact the Infineon Technologies Offices in Germany or the Infineon Technologies Companies and Representatives worldwide: see our webpage at http://www.infineon.com



Preface

The Channelized T3 Termination with DS3 Framer, M13 Multiplexer, T1/E1 Framers and 256 Channel HDLC/PPP controller is a Multichannel Protocol Controller for a wide area of telecommunication and data communication applications.

Organization of this Document

This Data Sheet is divided into ten chapters and is organized as follows:

Chapter 1 TE3-CHATT Overview

Gives a general description of the product and its family, lists the key features, and presents some typical applications

Chapter 2 Pin Description

Lists pin locations with associated signals, categorizes signals according to function, and describes signals.

Chapter 3 General Overview

This chapter provides short descriptions of all the internal functional blocks.

Chapter 4 Functional Description

Gives a detailed description of all functions

Chapter 5 Interface Description

This chapter provides functional diagrams of all interfaces.

Chapter 6 Channel Programming / Reprogramming Concept

This chapter provides a detailed description of the channel programming concept.

- Chapter 7 Reset and Initialization procedure Gives examples of the initialzation procedure and operation.
- Chapter 8 Register Description

Gives a detailed description of all on-chip registers.

Chapter 9 Electrical Characteristics

Data Sheet



Gives a detailed description of all electrical DC and AC characteristics, and provides timing diagrams for all interfaces.

• Chapter 10 Package Outline.

Shows the mechanical values of the device package.





Table of Contents

Page

	Contents r	aye
1 1.1 1.1.1 1.1.2 1.1.3 1.1.4 1.1.5 1.1.6 1.1.7 1.2 1.3	TE3-CHATT Overview General Features M12 Multiplexer and DS2 Framer M23 Multiplexer and DS3 Framer Frame Alignment T1 Features Signaling Controller T1 Features Frame Alignment E1 Features Signaling Controller E1 Features Bit Error Rate Tester Logic Symbol General System Integration	. 22 . 23 . 24 . 24 . 24 . 24 . 24 . 24 . 25
2 2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8	Pin Description Pin Diagram Pin Definition and functions PCI Bus Interface SPI Interface Local Microprocessor Interface Serial Interface Test Interface Power Supply, Reserved Pins and No-connect Pins	. 27 . 28 . 29 . 35 . 36 . 39 . 44
3 3.1 3.2 3.3 3.4	General Overview Functional Overview Block Diagram Internal Interface Block Description	. 47 . 48 . 48
4 4.1 4.1.1 4.1.2 4.1.3 4.2 4.2.1 4.2.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.3.5 4.3.6 4.3.7	Functional Description Port Handler Local Port Loop Remote Line Loops Test Breakout Time slot Handler Channelized Modes Unchannelized Mode Data Management Unit Descriptor Concept Receive Descriptor Data Management Unit Receive Transmit Descriptor Data Management Unit Transmit Byte Swapping Transmission Bit/Byte Ordering	 53 54 54 56 56 56 58 59 60 64 66 69 71



Table of	Contents	Page
4.4	Buffer Management	72
4.4.1	Internal Receive Buffer	72
4.4.2	Internal Transmit Buffer	74
4.5	Protocol Description	76
4.5.1	HDLC Mode	76
4.5.2	Bit Synchronous PPP with HDLC Framing Structure	77
4.5.3	Octet Synchronous PPP	
4.5.4	Transparent Mode	78
4.6	T1 Framer and FDL Function	78
4.6.1	4-Frame Multiframe	79
4.6.2	ESF Mode	80
4.6.2.1	Multiframe Synchronization Procedure of the Receiver	81
4.6.2.2	CRC-6 Generation / Check according to ITU-T G.706	81
4.6.2.3	Remote Alarm (Yellow Alarm) Generation / Detection	82
4.6.2.4	Facility Data Link	82
4.6.3	SF Mode	85
4.6.3.1	Synchronization Procedure of the Receiver	85
4.6.3.2	Remote Alarm (Yellow Alarm) Generation / Detection	
4.6.4	Common Features for SF and ESF	
4.6.4.1	AIS (Blue Alarm) Generation/Detection	87
4.6.4.2	Loss of Signal (Red Alarm) Detection	
4.6.4.3	In-Band Loop Generation and Detection	88
4.6.4.4	Pulse Density Detection	
4.6.4.5	Error Performance Monitoring	
4.6.4.6	Pseudo-random Bit Sequence Generator and Monitor	
4.7	E1 Framing and Signaling	
4.7.1	Doubleframe Format	
4.7.1.1	Synchronization Procedure of the Receiver	
4.7.1.2	A-bit Access	
4.7.1.3	Sa-bit Access	
4.7.2	CRC-4 Multiframe	
4.7.2.1	Synchronization Procedure of the Receiver	
4.7.2.2	CRC-4 Performance Monitoring	
4.7.2.3	A-Bit Access	
4.7.2.4	Sa-bit Access	
4.7.2.5	E-Bit Access	
4.7.3	Common Features for E1 Doubleframe and CRC-4 Multiframe	
4.7.3.1	Error Performance Monitoring and Alarm Handling	
4.7.3.2	Loss of Signal Detection	
4.7.3.3	In-Band Loop Generation and Detection	
4.7.3.4	Pseudo-random Bit Sequence Generator and Monitor	
4.8	Signaling Controller Protocol Modes	101



Tabl		of	Contents
Tab	e.	OI.	Contents

		3-
4.8.1	HDLC Mode	101
4.8.2	Transparent Mode	
4.8.3	BOM Mode	103
4.8.4	Sa-bit Access	
4.8.5	Signalling Controller FIFO Operations	
4.9	M12 Multiplexer/Demultiplexer and DS2 framer	108
4.9.1	M12 multiplex format	108
4.9.1.1	Synchronization Procedure	109
4.9.1.2	Multiplexer/Demultiplexer	110
4.9.1.3	Loopback Control	110
4.9.1.4	Alarm Indication Signal	110
4.9.2	ITU-T G.747 format	111
4.9.2.1	Synchronization Procedure	111
4.9.2.2	Multiplexer/Demultiplexer	111
4.9.2.3	Parity Bit	112
4.9.2.4	Remote Alarm Indication	112
4.9.2.5	Alarm Indication Signal	
4.10	M23 multiplexer and DS3 framer	
4.10.1	M23 multiplex format	113
4.10.1.1	Synchronization Procedure	114
4.10.1.2	Multiplexer/Demultiplexer	
4.10.1.3	X-bit	
4.10.1.4	Alarm Indication Signal, Idle Signal	114
4.10.1.5	Loss of Signal	115
4.10.1.6	Performance Monitor	115
4.10.2	C-bit parity format	
4.10.2.1	Synchronization Procedure	117
4.10.2.2	Multiplexer/Demultiplexer	
4.10.2.3	X-bit	
4.10.2.4	Far End Alarm and Control Channel	118
4.10.2.5	Path Maintenance Data Link Channel	118
4.10.2.6	Loopback Control	118
4.10.2.7	Alarm Indication Signal, Idle Signal	
4.10.2.8	Loss of Signal	
4.10.2.9	Performance Monitor	119
4.10.3	Full Payload Rate Format	120
4.11	Test Unit	
4.12	Mailbox	121
4.13	Interrupt Controller	
4.13.1	Layer Two interrupts	
4.13.1.1	General Interrupt Vector Structure	
4.13.1.2	System Interrupts	
	· ·	



4.13.1.3 4.13.1.4 4.13.1.5 4.13.2 4.13.2.1 4.13.2.2 4.13.2.3 4.13.2.3 4.13.2.4 4.13.2.5	Port Interrupts Channel Interrupts Command Interrupts Layer One Interrupts General Interrupt Vector Structure T1/E1 Framer Interrupts Facility Data Link Interrupts DS3, DS2 and Test Unit Interrupts Mailbox Interrupts	128 130 135 137 138 139 141 143 146
5 5.1 5.1.1 5.2 5.2 5.2.1 5.2.2 5.2.3 5.3 5.3 5.3.1 5.3.1.1 5.3.1.2 5.3.1 5.3.1 5.3.1 5.3.2 5.3.2 5.3.1 5.3.2 5.3.2 5.3.1 5.3.2 5.3.1 5.3.2 5.3.1 5.3.2 5.3.1 5.3.2 5.3.1 5.3.2 5.3.1 5.3.2 5.3.1 5.3.2 5.3.1 5.3.2 5.3.5 5.3.5 5.3.5 5.5 5.5 5.5 5.5 5.5 5	Interface Description PCI Interface PCI Read Transaction PCI Write Transaction SPI Interface (ROM Load Unit) Accesses to a SPI EEPROM SPI Read Sequence SPI Write Sequence Local Microprocessor Interface Intel Mode Slave Mode Master Mode Motorola Mode Slave Mode Master Mode Master Mode Master Mode JTAG Interface	147 147 148 149 150 150 151 152 153 153 153 156 156 156 158 161
6 6.1 6.2 6.3	Channel Programming / Reprogramming Concept Channel Commands Transmit Channel Commands Receive Channel Commands	163 164 164 166
7 7.1 7.2	Reset and Initialization procedure Chip Initialization Mode Initialization	169 169 170
8 8.1 8.1.1 8.1.2 8.1.3 8.1.4 8.1.5 8.1.6	Transmit T1/E1 Framer Registers (Indirect Access) Receive T1/E1 Framer Registers (Indirect Access)	171 171 173 173 175 180 181 182



8.2	Detailed Register Description	183
8.2.1	PCI Configuration Register	183
8.2.2	PCI Slave Register	198
8.2.2.1	Overhead Bit Timing	215
8.2.2.2	Stuff Bit Timing	215
8.2.2.3	T1/E1 Tributary Timing	215
8.2.2.4	Test Port Timing	215
8.2.3	Test Unit Registers	
8.2.3.1	DS3, DS2 and Test Unit Interrupts	215
8.3	M12 Multiplexer/Demultiplexer and DS2 framer	
8.3.1	M12 multiplex format	
8.3.1.1	Synchronization Procedure	
8.3.1.2	Multiplexer/Demultiplexer	215
8.3.1.3	Loopback Control	
8.3.1.4	Alarm Indication Signal	
8.3.2	ITU-T G.747 format	
8.3.2.1	Synchronization Procedure	215
8.3.2.2	Multiplexer/Demultiplexer	215
8.3.2.3	Parity Bit	
8.3.2.4	Remote Alarm Indication	
8.3.2.5	Alarm Indication Signal	
8.4	M23 multiplexer and DS3 framer	215
8.4.1	M23 multiplex format	
8.4.1.1	Synchronization Procedure	
8.4.1.2	Multiplexer/Demultiplexer	
8.4.1.3	X-bit	
8.4.1.4	Alarm Indication Signal, Idle Signal	
8.4.1.5	Loss of Signal	215
8.4.1.6	Performance Monitor	
8.4.2	C-bit parity format	215
8.4.2.1	Synchronization Procedure	
8.4.2.2	Multiplexer/Demultiplexer	
8.4.2.3	X-bit	
8.4.2.4	Far End Alarm and Control Channel	215
8.4.2.5	Path Maintenance Data Link Channel	
8.4.2.6	Loopback Control	215
8.4.2.7	Alarm Indication Signal, Idle Signal	
8.4.2.8	Loss of Signal	
8.4.2.9	Performance Monitor	
8.4.3	Full Payload Rate Format	
8.5	Test Unit	215
8.5.1	Local Port Loop	
8.5.2	Remote Line Loops	215



11	List of Abbreviations	421
10	Package Outline	420
5.4.0	-	
9.4.5 9.4.6	JTAG Interface Timing	
9.4.4.5 9.4.5		
9.4.4.4 9.4.4.5	T1/E1 Tributary Timing Test Port Timing	
9.4.4.3 9.4.4.4	Stuff Bit Timing	
9.4.4.2	Overhead Bit Timing	
9.4.4.1	DS3 Serial Interface Timing	
9.4.4	tCYC is the clock period of the PCI clock.Serial Interface Timing	
9.4.3.4	Motorola Bus Interface Timing (Master Mode)	
9.4.3.3	Motorola Bus Interface Timing (Slave Mode)	
	Intel Bus Interface Timing (Master Mode)	
9.4.3.1		
9.4.3 9.4.3.1	Intel Bus Interface Timing (Slave Mode)	
9.4.2 9.4.3	Local Microprocessor Interface Timing	
9.4.1	SPI Interface Timing	
9.4 9.4.1	PCI Bus Interface Timing	
9.3 9.4	AC Characteristics	
9.2	DC Characteristics	
9.2	Absolute Maximum Ratings	
9.1	Important Electrical Requirements	
9	Electrical Characteristics	389
8.9.6	Facility Data Link Registers	
8.9.5	Receive Framer Registers	
8.9.4	Transmit Framer Register	
8.9.3	Test Unit Registers	
8.9.2.2	DS2 Control and Status Registers	
8.9.2.1	M13 Transmit Registers	263
8.9.2	PCI and Local Bus Slave Register Set	
8.9.1.3	M13 Transmit Registers	215
8.9.1.2	DS2 Control and Status Registers	215
8.9.1.1	DS3 Serial Interface Timing	215
8.9.1	Serial Interface Timing	215
8.9	General Features	
8.8.3	M23 Multiplexer and DS3 Framer	215
8.8.2	M12 Multiplexer and DS2 Framer	215
8.8.1	Bit Error Rate Tester	215
8.8	General System Integration	
8.7	Pin Diagram	
8.6	Serial Interface	
8.5.3	Test Breakout	215



List of Figures

J.		
Figure 1-1	TE3-CHATT Logic Symbol 25	
Figure 1-2	System Integration of the TE3-CHATT 26	
Figure 2-1	TE3-CHATT Pin Configuration. 27	
Figure 3-1	TE3-CHATT Block Diagram 48	
Figure 4-1	Port configuration in M13 mode	
Figure 4-2	Local Port Loops in M13 mode	
Figure 4-3	Remote Line Loops 55	
Figure 4-4	Test Breakout	
Figure 4-5	Time slot Assignment in Channelized Modes	
Figure 4-6	Descriptor Structure	
Figure 4-7	Receive Buffer Thresholds	
Figure 4-8	Transmit Buffer Thresholds	
Figure 4-9	HDLC Frame Format	
Figure 4-10	Bit Synchronous PPP with HDLC Framing Structure	
Figure 4-11	CRC-4 Multiframe Alignment Recovery Algorithms	
Figure 4-12	Interrupt Driven Reception Sequence Example 107	
Figure 4-13	Interrupt Driven Transmit Sequence Example 108	
Figure 4-14	Test Unit Access Points 120	
Figure 4-15	Pattern Generator 121	
Figure 4-16	Mailbox Structure	
Figure 4-17	Layer Two Interrupts (Channel, command, port and system interrupts	•
12		
Figure 4-18	Interrupt Queue Structure in System Memory 125	
Figure 4-19	Framer, M13 and Facility Data Link and Mailbox Interrupt Notification	•
13		
Figure 5-1	PCI Read Transaction	
Figure 5-2	PCI Write Transaction	-
Figure 5-3	SPI Read Sequence 151	
Figure 5-4	SPI Write Sequence. 151	
Figure 5-5	Intel Bus Mode 154	
Figure 5-6	Intel Bus Arbitration	1
Figure 5-7		
	Motorola Bus Mode 157	7
Figure 5-8	Motorola Bus Mode 157 Motorola Bus Arbitration 157	7 7
	Motorola Bus Mode 157 Motorola Bus Arbitration 157 Receive Overhead Access 158	7 7
Figure 5-8	Motorola Bus Mode157Motorola Bus Arbitration157Receive Overhead Access158Transmit Overhead Access160	7 7 9 0
Figure 5-8 Figure 5-9 Figure 5-10 Figure 5-11	Motorola Bus Mode 157 Motorola Bus Arbitration 157 Receive Overhead Access 158 Transmit Overhead Access 160 Block Diagram of Test Access Port and Boundary Scan Unit 161	7 7 9 0
Figure 5-8 Figure 5-9 Figure 5-10	Motorola Bus Mode157Motorola Bus Arbitration157Receive Overhead Access159Transmit Overhead Access160Block Diagram of Test Access Port and Boundary Scan Unit161DS3 Transmit Overhead Timing215	7 7 9 1
Figure 5-8 Figure 5-9 Figure 5-10 Figure 5-11 Figure 8-1 Figure 8-2	Motorola Bus Mode157Motorola Bus Arbitration157Receive Overhead Access159Transmit Overhead Access160Block Diagram of Test Access Port and Boundary Scan Unit161DS3 Transmit Overhead Timing215DS3 Transmit Overhead Synchronization Timing215	7 7 9 0 1 5 5
Figure 5-8 Figure 5-9 Figure 5-10 Figure 5-11 Figure 8-1 Figure 8-2 Figure 8-3	Motorola Bus Mode157Motorola Bus Arbitration157Receive Overhead Access158Transmit Overhead Access160Block Diagram of Test Access Port and Boundary Scan Unit161DS3 Transmit Overhead Timing215DS3 Transmit Overhead Synchronization Timing215DS3 Receive Overhead Timing215DS3 Receive Overhead Timing215	77901555
Figure 5-8 Figure 5-9 Figure 5-10 Figure 5-11 Figure 8-1 Figure 8-2 Figure 8-3 Figure 8-4	Motorola Bus Mode157Motorola Bus Arbitration157Receive Overhead Access158Transmit Overhead Access160Block Diagram of Test Access Port and Boundary Scan Unit161DS3 Transmit Overhead Timing215DS3 Transmit Overhead Synchronization Timing215DS3 Receive Overhead Timing215DS3 Transmit Stuff Bit Timing215	779015555
Figure 5-8 Figure 5-9 Figure 5-10 Figure 5-11 Figure 8-1 Figure 8-2 Figure 8-3	Motorola Bus Mode157Motorola Bus Arbitration157Receive Overhead Access158Transmit Overhead Access160Block Diagram of Test Access Port and Boundary Scan Unit161DS3 Transmit Overhead Timing215DS3 Transmit Overhead Synchronization Timing215DS3 Receive Overhead Timing215DS3 Receive Overhead Timing215	7790155555



List of Figure	es P	Page
Figure 8-7 Figure 8-8	T1/E1 Tributary Synchronization Timing T1/E1 Test Transmit Clock Timing	
Figure 8-9	T1/E1 Test Transmit Data Timing	
Figure 8-10	T1/E1 Test Receive Clock Timing	
Figure 8-11	T1/E1 Test Receive Data Timing	
Figure 8-12	Receive Overhead Access.	
Figure 8-13	Transmit Overhead Access	
Figure 8-14	Framer, M13 and Facility Data Link and Mailbox Interrupt Notification	
21		
Figure 8-15	Test Unit Access Points	215
Figure 8-16	Pattern Generator	215
Figure 8-17	Port configuration in M13 mode	215
Figure 8-18	Local Port Loops in M13 mode	215
Figure 8-19	Remote Line Loops	215
Figure 8-20	Test Breakout.	215
Figure 8-21	TE3-CHATT Block Diagram	215
Figure 8-22	TE3-CHATT Pin Configuration	215
Figure 8-23	System Integration of the TE3-CHATT	215
Figure 8-24	TE3-CHATT Logic Symbol.	215
Figure 8-25	Clock Input Timing	
Figure 8-26	DS3 Transmit Cycle Timing	
Figure 8-27	DS3 Transmit Data Timing.	
Figure 8-28	DS3 Receive Cycle Timing	
Figure 9-1	Input/Output Waveform for AC Tests	
Figure 9-2	PCI Clock Cycle Timing	
Figure 9-3	PCI Input Timing Measurement Conditions	
Figure 9-4	PCI Output Timing Measurement Conditions	
Figure 9-5	SPI Interface Timing	
Figure 9-6	Intel Read Cycle Timing (Slave Mode)	
Figure 9-7	Intel Write Cycle Timing (Slave Mode).	
Figure 9-8	Intel Read Cycle Timing (Master Mode, LRDY controlled)	
Figure 9-9		
Figure 9-10	Intel Read Cycle Timing (Master Mode, Wait state controlled)	
Figure 9-11	Intel Write Cycle Timing (Master Mode, Wait state controlled)	
Figure 9-12	Intel Bus Arbitration Timing	
Figure 9-13	Motorola Read Cycle Timing (Slave Mode)	
Figure 9-14	, ,	
Figure 9-15	Motorola Read Cycle Timing (Master Mode, LDTACK controlled)	
Figure 9-16	Motorola Write Cycle Timing (Master Mode, LDTACK controlled)	402
Figure 9-17	Motorola Read Cycle Timing (Master Mode, Wait state controlled).	
Figure 9-18	Motorola Write Cycle Timing (Master Mode, Wait state controlled)	
Figure 9-19	Motorola Bus Arbitration Timing	404



Figure 9-20	Clock Input Timing 406
Figure 9-21	DS3 Transmit Cycle Timing 407
Figure 9-22	DS3 Transmit Data Timing 407
Figure 9-23	DS3 Receive Cycle Timing 408
Figure 9-24	DS3 Transmit Overhead Timing 410
Figure 9-25	DS3 Transmit Overhead Synchronization Timing 410
Figure 9-26	DS3 Receive Overhead Timing 411
Figure 9-27	DS3 Transmit Stuff Bit Timing 412
Figure 9-28	DS3 Receive Stuff Bit Timing 412
Figure 9-29	T1/E1 Tributary Clock Input Timing 413
Figure 9-30	T1/E1 Tributary Synchronization Timing 414
Figure 9-31	T1/E1 Test Transmit Clock Timing 415
Figure 9-32	T1/E1 Test Transmit Data Timing 416
Figure 9-33	T1/E1 Test Receive Clock Timing 416
Figure 9-34	T1/E1 Test Receive Data Timing 417
Figure 9-35	JTAG Interface Timing 418
Figure 9-36	Reset Timing 419





List of Tables

Page

Table 4-1Receive Descriptor Structure61Table 4-2Transmit Descriptor Structure67Table 4-3Example for little/big Endian with BNO = 372Table 4-4Example for little big Endian with BNO = 772Table 4-54-Frame Multiframe Structure.79Table 4-6ESF Multiframe Structure.80Table 4-7SF Multiframe Structure.80Table 4-8Allocation of Bits 1 to 8 of Time slot 090Table 4-9CRC-4 Multiframe Structure.92Table 4-10Summary of Alarm Detection and Alarm Release98Table 4-11M12 multiplex format109Table 4-12ITU-T G.747 format111Table 4-13M23 multiplex format113Table 4-14C-bit parity format116Table 4-15Interrupt Vector Structure.125Table 5-1Correspondence between PCI memory space and chip select152Table 5-2C/BE to LA/LBHE mapping in Intel bus mode (8 bit port mode)155Table 5-3C/BE to LA/LBHE mapping in Intel bus mode (8 bit port mode)155Table 5-4C/BE to LA/LSIZE0 mapping in Motorola bus mode (8 bit port mode)158
Table 4-3Example for little/big Endian with BNO = 372Table 4-4Example for little big Endian with BNO = 772Table 4-54-Frame Multiframe Structure.79Table 4-6ESF Multiframe Structure.80Table 4-7SF Multiframe Structure.80Table 4-8Allocation of Bits 1 to 8 of Time slot 090Table 4-9CRC-4 Multiframe Structure.92Table 4-10Summary of Alarm Detection and Alarm Release98Table 4-11M12 multiplex format109Table 4-12ITU-T G.747 format111Table 4-13M23 multiplex format113Table 4-14C-bit parity format116Table 4-15Interrupt Vector Structure.125Table 5-1Correspondence between PCI memory space and chip select152Table 5-2C/BE to LA/LBHE mapping in Intel bus mode (8 bit port mode)155Table 5-3C/BE to LA/LBHE mapping in Intel bus mode (16 bit port mode)155
Table 4-4Example for little big Endian with BNO = 772Table 4-54-Frame Multiframe Structure.79Table 4-6ESF Multiframe Structure.80Table 4-7SF Multiframe Structure.80Table 4-8Allocation of Bits 1 to 8 of Time slot 090Table 4-9CRC-4 Multiframe Structure.92Table 4-10Summary of Alarm Detection and Alarm Release98Table 4-11M12 multiplex format109Table 4-12ITU-T G.747 format111Table 4-13M23 multiplex format113Table 4-14C-bit parity format116Table 4-15Interrupt Vector Structure.125Table 5-1Correspondence between PCI memory space and chip select152Table 5-2C/BE to LA/LBHE mapping in Intel bus mode (8 bit port mode)155Table 5-3C/BE to LA/LBHE mapping in Intel bus mode (16 bit port mode)155
Table 4-54-Frame Multiframe Structure.79Table 4-6ESF Multiframe Structure.80Table 4-7SF Multiframe Structure.80Table 4-7SF Multiframe Structure.85Table 4-8Allocation of Bits 1 to 8 of Time slot 090Table 4-9CRC-4 Multiframe Structure.92Table 4-10Summary of Alarm Detection and Alarm Release98Table 4-11M12 multiplex format109Table 4-12ITU-T G.747 format111Table 4-13M23 multiplex format113Table 4-14C-bit parity format116Table 4-15Interrupt Vector Structure.125Table 5-1Correspondence between PCI memory space and chip select152Table 5-2C/BE to LA/LBHE mapping in Intel bus mode (8 bit port mode)155Table 5-3C/BE to LA/LBHE mapping in Intel bus mode (16 bit port mode)155
Table 4-6ESF Multiframe Structure80Table 4-7SF Multiframe Structure85Table 4-7SF Multiframe Structure90Table 4-8Allocation of Bits 1 to 8 of Time slot 090Table 4-9CRC-4 Multiframe Structure92Table 4-10Summary of Alarm Detection and Alarm Release98Table 4-11M12 multiplex format109Table 4-12ITU-T G.747 format111Table 4-13M23 multiplex format113Table 4-14C-bit parity format116Table 4-15Interrupt Vector Structure125Table 5-1Correspondence between PCI memory space and chip select152Table 5-2C/BE to LA/LBHE mapping in Intel bus mode (8 bit port mode)155Table 5-3C/BE to LA/LBHE mapping in Intel bus mode (16 bit port mode)155
Table 4-7SF Multiframe Structure85Table 4-8Allocation of Bits 1 to 8 of Time slot 090Table 4-9CRC-4 Multiframe Structure92Table 4-10Summary of Alarm Detection and Alarm Release98Table 4-11M12 multiplex format109Table 4-12ITU-T G.747 format111Table 4-13M23 multiplex format113Table 4-14C-bit parity format116Table 4-15Interrupt Vector Structure125Table 5-1Correspondence between PCI memory space and chip select152Table 5-2C/BE to LA/LBHE mapping in Intel bus mode (8 bit port mode)155Table 5-3C/BE to LA/LBHE mapping in Intel bus mode (16 bit port mode)155
Table 4-8Allocation of Bits 1 to 8 of Time slot 090Table 4-9CRC-4 Multiframe Structure.92Table 4-9Summary of Alarm Detection and Alarm Release98Table 4-10M12 multiplex format109Table 4-11M12 multiplex format109Table 4-12ITU-T G.747 format111Table 4-13M23 multiplex format113Table 4-14C-bit parity format116Table 4-15Interrupt Vector Structure.125Table 5-1Correspondence between PCI memory space and chip select152Table 5-2C/BE to LA/LBHE mapping in Intel bus mode (8 bit port mode)155Table 5-3C/BE to LA/LBHE mapping in Intel bus mode (16 bit port mode)155
Table 4-9CRC-4 Multiframe Structure.92Table 4-10Summary of Alarm Detection and Alarm Release98Table 4-11M12 multiplex format109Table 4-12ITU-T G.747 format111Table 4-13M23 multiplex format113Table 4-14C-bit parity format116Table 4-15Interrupt Vector Structure.125Table 5-1Correspondence between PCI memory space and chip select152Table 5-2C/BE to LA/LBHE mapping in Intel bus mode (8 bit port mode)155Table 5-3C/BE to LA/LBHE mapping in Intel bus mode (16 bit port mode)155
Table 4-10Summary of Alarm Detection and Alarm Release98Table 4-11M12 multiplex format109Table 4-12ITU-T G.747 format111Table 4-13M23 multiplex format113Table 4-14C-bit parity format116Table 4-15Interrupt Vector Structure125Table 5-1Correspondence between PCI memory space and chip select152Table 5-2C/BE to LA/LBHE mapping in Intel bus mode (8 bit port mode)155Table 5-3C/BE to LA/LBHE mapping in Intel bus mode (16 bit port mode)155
Table 4-11M12 multiplex format109Table 4-12ITU-T G.747 format111Table 4-13M23 multiplex format113Table 4-14C-bit parity format116Table 4-15Interrupt Vector Structure125Table 5-1Correspondence between PCI memory space and chip select152Table 5-2C/BE to LA/LBHE mapping in Intel bus mode (8 bit port mode)155Table 5-3C/BE to LA/LBHE mapping in Intel bus mode (16 bit port mode)155
Table 4-12ITU-T G.747 format111Table 4-13M23 multiplex format113Table 4-14C-bit parity format116Table 4-15Interrupt Vector Structure125Table 5-1Correspondence between PCI memory space and chip select152Table 5-2C/BE to LA/LBHE mapping in Intel bus mode (8 bit port mode)155Table 5-3C/BE to LA/LBHE mapping in Intel bus mode (16 bit port mode)155
Table 4-13M23 multiplex format113Table 4-14C-bit parity format116Table 4-15Interrupt Vector Structure125Table 5-1Correspondence between PCI memory space and chip select152Table 5-2C/BE to LA/LBHE mapping in Intel bus mode (8 bit port mode)155Table 5-3C/BE to LA/LBHE mapping in Intel bus mode (16 bit port mode)155
Table 4-14C-bit parity format116Table 4-15Interrupt Vector Structure125Table 5-1Correspondence between PCI memory space and chip select152Table 5-2C/BE to LA/LBHE mapping in Intel bus mode (8 bit port mode)155Table 5-3C/BE to LA/LBHE mapping in Intel bus mode (16 bit port mode)155
Table 4-15Interrupt Vector Structure.125Table 5-1Correspondence between PCI memory space and chip select.152Table 5-2C/BE to LA/LBHE mapping in Intel bus mode (8 bit port mode)155Table 5-3C/BE to LA/LBHE mapping in Intel bus mode (16 bit port mode)155
Table 5-1Correspondence between PCI memory space and chip select 152Table 5-2C/BE to LA/LBHE mapping in Intel bus mode (8 bit port mode) 155Table 5-3C/BE to LA/LBHE mapping in Intel bus mode (16 bit port mode) 155
Table 5-2C/BE to LA/LBHE mapping in Intel bus mode (8 bit port mode)155Table 5-3C/BE to LA/LBHE mapping in Intel bus mode (16 bit port mode)155
Table 5-3 C/BE to LA/LBHE mapping in Intel bus mode (16 bit port mode) 155
Table 5-4 C/BE to LA/LSIZE0 mapping in Motorola bus mode (8 bit port mode) 158
Table 5-5 C/BE to LA/LSIZE0 mapping in Motorola bus mode (16 bit port mode)
158
Table 6-1 Channel Specification Registers and Channel Commands 163
Table 8-1 PCI Configuration Register Set
Table 8-2 PCI Slave Register Set 173
Table 8-3 PCI and Local Bus Slave Register Set 175
Table 8-4 Transmit T1/E1 Framer Registers 180
Table 8-5 Receive T1/E1 Framer Registers
Table 8-6 Facility Data Link Registers 182
Table 8-7 Threshold Codings
Table 8-8 DS3 Status Signal Timing 215
Table 8-9 DS3 Transmit Overhead Timing 215
Table 8-10 DS3 Receive Overhead Timing
Table 8-11 DS3 Transmit Stuff Timing. 215
Table 8-12 DS3 Receive Stuff Bit Timing. 215
Table 8-13 T1/E1 Tributary Clock Input Timing 215
Table 8-14 T1/E1 Tributary Synchronization Timing 215
Table 8-15 T1/E1 Test Transmit Clock Timing
Table 8-15T1/E1 Test Transmit Clock Timing.215Table 8-16T1/E1 Test Transmit Data Timing215
Table 8-16 T1/E1 Test Transmit Data Timing 215
Table 8-16T1/E1 Test Transmit Data Timing215Table 8-17T1/E1 Test Receive Clock Timing215



Table 8-21	M23 multiplex format	215
Table 8-22	C-bit parity format	215
Table 8-23	Clock Input Timing	215
Table 8-24	DS3 Transmit Cycle Timing	215
Table 8-25	DS3 Receive Cycle Timing	215
Table 8-26	Signalling Controller Transmit Commands	374
Table 9-1	Absolute Maximum Ratings	389
Table 9-2	DC Characteristics	389
Table 9-3	DC Characteristics (Non-PCI Interface Pins)	390
Table 9-4	DC Characteristics (PCI Interface Pins)	391
Table 9-5	PCI Clock Characteristics	
Table 9-6	PCI Interface Signal Characteristics	393
Table 9-7	SPI Interface Timing	
Table 9-8	Intel Bus Interface Timing	396
Table 9-9	Intel Bus Interface Timing (Master Mode)	399
Table 9-10	Motorola Bus Interface Timing	401
Table 9-11	Motorola Bus Interface Timing (Master Mode)	404
Table 9-12	Clock Input Timing	406
Table 9-13	DS3 Transmit Cycle Timing	407
Table 9-14	DS3 Receive Cycle Timing	408
Table 9-15	DS3 Status Signal Timing	409
Table 9-16	DS3 Transmit Overhead Timing	410
Table 9-17	DS3 Receive Overhead Timing	411
Table 9-18	DS3 Transmit Stuff Timing.	412
Table 9-19	DS3 Receive Stuff Bit Timing.	412
Table 9-20	T1/E1 Tributary Clock Input Timing	413
Table 9-21	T1/E1 Tributary Synchronization Timing	414
Table 9-22	T1/E1 Test Transmit Clock Timing.	415
Table 9-23	T1/E1 Test Transmit Data Timing	416
Table 9-24	T1/E1 Test Receive Clock Timing	416
Table 9-25	Test T1/E1 Receive Data Timing	417
Table 9-26	JTAG Interface Timing	418
Table 9-27	Reset Timing	419





1 TE3-CHATT Overview

The TE3-CHATT is a highly integrated protocol controller that implements HDLC, PPP and transparent (TMA) protocol processing for 256 channels as well as frame alignment for up to 28 T1 signals or 21 E1 signals. An integrated M13 multiplexer together with a DS3 framer concentrates the data links for direct connection to a DS3 line interface unit. Optionally the device supports unchannelized DS3 applications. An internal bit error rate tester can be attached to different test points and provides flexible PRBS and fixed pattern tests. An on-chip data management unit is optimized to transfer data packets via a PCI interface by minimizing the bus load.

Note: The TE3-CHATT does not contain DS3 Line Interface Units.

1.1 General Features

- Protocol processing on a channelized or unchannelized DS3 link for frame relay or router applications
- Direct connection to DS3 line interface unit or DS3 to STS-1 mapper
- Support of 256 bidirectional channels, which can be assigned arbitrarily to a maximum of 28 links, for HDLC, PPP or transparent mode (TMA) processing
- Concatenation of any, not necessarily consecutive, time slots to logical channels on each physical link. Supports DS0, fractional T1/E1 or T1/E1 channels
- Provides 32kB data buffer in transmit direction and 12kB data buffer in receive direction
- Integrates 28T1/21E1 framers (frame alignment function) and 28T1/21E1 signalling controllers
- Integrates a DS2/DS3 multiplexer and framer
- Remote loopbacks selectable for either DS3 signal, DS2 signal or T1/E1 signal/ payload
- System interface is a PCI 32 bit, 66 MHz Rev. 2.1 compliant bus interface, which supports configuration of subsystem ID / subsystem vendor ID via a serial EEPROM interface. PCI bus interface can be operated in the range of 33 MHz to 66 MHz
- Integrates a local microprocessor master and slave interface (demultiplexed 16 bit address and data bus in Intel mode or Motorola mode) which allows access to the local bus via the PCI bus or which can communicate with a PCI host processor through an on-chip mailbox
- For debugging purposes optional access to the framer and signalling controller functions via the PCI interface
- JTAG boundary scan according to IEEE1149.1 (5 pins).
- 0.25 µm, 2.5V core technology
- I/Os are 3.3V tolerant and have 3.3V driving capability
- Package P-BGA 388 (35mm x 35mm; pitch 1.27mm)



- · Full scan path and BIST of on-chip RAMs for production test
- Performance: 45Mbit/s (DS3) throughput per direction
- Estimated power consumption: 2W
- Also available as device with extended temperature range -40..+85°C

1.1.1 M12 Multiplexer and DS2 Framer

- Multiplexing/Demultiplexing of four asynchronous DS1 bit streams into/from M13 asynchronous format
- Multiplexing/Demultiplexing of 3 E1 signals into/from ITU G.747 compliant DS2 signal.
- DS2 line loopback detection/generation
- Framing according to ANSI T1.107, T1.107a or ITU-T G.747
- Insertion and extraction of X-bit
- Insertion and Extraction of alarms (remote alarm, AIS)
- Detection of AIS in presence of BER 10⁻³
- Alarm and performance monitoring (framing bit errors, parity errors)
- Reframe time below 7ms (TR-TSY-000009) for DS2 format and below 1 ms for ITU G.747 format
- Bit Stuffing/Destuffing in M12 multiplex format or C-bit parity format

1.1.2 M23 Multiplexer and DS3 Framer

- Multiplexing/demultiplexing of seven DS2 into/from M13 asynchronous format according to ANSI T1.107, ANSI T1.107a
- Multiplexing/demultiplexing of seven DS2 into/from C-bit parity format according to ANSI T1.107, ITU-T G.704
- DS3 framing according to ANSI T1.107, T1.107a, ITU-T G.704
- · Support of unipolar and B3ZS encoded signals
- Provides access to the DS3 overhead bits and the DS3 stuffing bits via a serial clock and data interface (overhead interface)
- Insertion and Extraction of alarms according to ANSI T1.404 (remote alarm, AIS, far end receive failure)
- Supports HDLC (Path Maintenance Data Link) and bit oriented message mode (Far End Alarm and Control Channel) in C-bit parity mode. An integrated signalling controller provides 2x32 byte deep FIFO's for each direction of both channels
- Detection of AIS and idle signal in presence of BER 10⁻³
- Detection of excessive zeroes and LOS
- Alarm and performance monitoring with 16-bit counters for line code violations, excessive zeroes, parity error (P-bit), framing errors (F-bit errors with or without M-bit errors, far end block error (FEBE-bit) and CP-bit errors.
- · Automatic insertion of severely errored frame and AIS defect indication



1.1.3 Frame Alignment T1 Features

- Frame alignment/synthesis for 1544 kbit/s according to ITU-T G.704
- Supports T1 frame alignment for F4, SF (F12) and ESF (F24) mode
- Error checking via CRC-6 procedures according to ITU-T G.706
- Performance monitor: 16 bit counter for CRC, framing errors, loss of frame alignment, loss of signal AIS
- Insertion and extraction of alarms (AIS, Remote (Yellow) Alarm)
- Detection of LOS (Red Alarm)
- Pseudo-random bit sequence generator and monitor for one logical channel according to ITU-T 0.151
- Programmable in-band loop code detection/generation according to TR 62411

1.1.4 Signaling Controller T1 Features

- FDL-channel protocol for ESF format according to ANSI T1.403 specification or according to AT&T TR54016
- Supports HDLC mode with address recognition
- Supports BOM mode
- FIFO Buffers (64 bytes deep) for efficient transfer of data packets

1.1.5 Frame Alignment E1 Features

- Frame alignment/synthesis for 2048 kbit/s according to ITU-T G.704
- Programmable formats: Doubleframe, CRC-4 Multiframe Selectable conditions for recover / loss of frame alignment
- CRC-4 to Non-CRC-4 Interworking of ITU-T G.706 Annex B
- · Error checking via CRC-4 procedures according to ITU-T G.706
- Performance monitor: 16 bit counter for CRC-, framing errors, error monitoring via Ebit and S_{a6} bit
- Insertion and extraction of alarms (AIS, Remote (Yellow) Alarm, ...)
- Pseudo-random bit sequence (PRBS) generator and monitor for one logical channel
- · Programmable in-band loop code detection / generation according to TR 62411

1.1.6 Signaling Controller E1 Features

- HDLC controller with address recognition and programmable preamble
- Time slot 0 S_{a8-4} HDLC handling via FIFOs
- HDLC access to any S_a-bit combination
- FIFO Buffers (64 byte deep) for efficient transfer of data packets

1.1.7 Bit Error Rate Tester

- User specified PRBS/Fixed Pattern with programmable length of 1 to 32 bits
- Optional Bit Inversion



- Two error insertion modes: Single or programmable bit rates
- Optional zero suppression
- · 32-bit counters for errors and received bits
- · Programmable bit intervals for receive measurements

1.2 Logic Symbol




Figure 1-1 TE3-CHATT Logic Symbol

1.3 General System Integration

The TE3-CHATT provides the HDLC/PPP protocol handling, T1/E1 framing and signalling functions, an integrated M13 multiplexer and a DS3 framer. The line interface of the TE3-CHATT directly connects to a DS3 line interface unit. Protocol data is



transferred to the packet RAM via the PCI bus and handled (e.g. for layer3 protocol handling) by the line card processor. An external processor provides control of the integrated T1/E1 framer, M13 multiplexer, DS3 framer and the signalling channels. A mailbox allows the transfer of information between both CPUs.




Figure 1-2 System Integration of the TE3-CHATT



2 Pin Description

2.1 Pin Diagram

(Top view)

	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
AF	VSS	LD(3)	NC22	LD(5)	VDD25	LD(11)	LD(13)	LA(1)	VSS	LA(4)	LA(8)	VDD25	LA(10)	LA(11)	VDD25	AD(0)	AD(5)	VSS	AD(6)	AD(9)	AD(12)	VDD25	PAR	STOP	NC24	VSS
AE	LD(2)	VDD25	LD(4)	NC23	NC20	LD(8)	vss	LD(12)	LA(0)	VDD25	LA(5)	VSS	LA(9)	LA(12)	VSS	AD(2)	VDD25	C/ BE(0)	AD(10)	vss	AD(14)	SERR	DEVSE L	NC25	VDD25	NC28
AD	VSS	LD(1)	VSS	NC17	NC18	VDD3	LD(7)	LD(9)	VDD3	LD(14)	LD(2)	LA(6)	VDD3	LBHE/ LSIZE0	AD(1)	AD(4)	AD(8)	VDD3	AD(13)	C/ BE(1)	VDD3	TRDY	NC27	VSS	NC29	AD(17)
AC	UNT	LCS2	LRD/ LDS	VDD3	NC16	NC19	NC21	LD(6)	LD(10)	VDD3	LD(15)	LA(3)	LA(7)	INTA	AD(3)	AD(7)	VDD3	AD(11)	AD(15)	PERR	IRDY	NC26	VDD3	NC31	AD(16)	AD(21)
AB	VDD25	LHLDAV LBG	LWR/ LRD WR	LD(0)																			NC30	FRAM	AD(20)	VDD25
AA	RES36	LHOLD 7.LBR	VDD3	LRDY																			C/ 86(2)	VDD3	AD(23)	IDSEL.
Y	VDD25	VSS	LCLK	LCS0																			AD(18)	AD(19)	VSS	VDD25
w	RES38	RES37	LMOD E	LCS1																			AD(22)	VDD3	AD(25)	AD(26)
V	VSS	RES43	VDD3	LBGAC K																			AD24	C/ BE(3)	AD(27)	VSS
U	RES44	VDD25	RES40	VDD3																			VDD3	AD(28)	VDD25	AD(29)
Т	RES48	RES46	RES41	RES39							VSS	VSS	VSS	VSS	VSS	VSS							AD(30)	AD(31)	REQ	GNT
R	VDD25	VSS	RES45	RES42							VSS	VSS	VSS	VSS	VSS	VSS							СЦК	RST	VSS	VDD25
Ρ	RES50	RES49	RES47	VDD3							VSS	VSS	VSS	VSS	VSS	VSS							SPLOA D	VDD3	SPI	SPO
Ν	TTCLK	RES51	VDD3	RES52							VSS	VSS	VSS	VSS	VSS	VSS							SPCLK	SPCS	RES36	RES34
м	VDD25	VSS	TRD	RES55							VSS	VSS	VSS	VSS	VSS	VSS							RES33	RES32	VSS	VDD25
L	RES63	RES56	VDD3	RES58							VSS	VSS	VSS	VSS	VSS	VSS							RES29	RES28	RES30	RES31
к	RES54	VDD25	RES60	VDD3																			RES14	RES15	VDD25	RES16
J	VSS	RESSB	VDD3	RE963																			RES11	VDD3	RES13	VSS
н	RES57	RES61	RES64	VDD3																			RES27	RES9	RES10	RES12
G	VDD25	VSS	RES66	RES68																			RES23	RES25	VSS	VDD25
F	RES62	RES85	VDD3	TMS																			RES20	VDD3	RES24	RES26
Е	VDD25	RES89	SCAN	NC12													_						NC0	RES7	RES22	VDD25
D	RES67	VSS	TDO	VDD3	NC15	VDD25	RES71	RLOF	RES75	VDD3	RES82	RES83	TC44O	RD44/ RD44P	CTCLK	RSBCK	VDD3	TSBCK	TOWHE N	RES90	RES83	RES3	VDD3	NC7	RES8	RES21
С	RES70	тск	VSS	NC14	VDD25	VDD3	RES74	RAIS	VDD3	RES79	TD44N	RSPO/ TRCLK	TC44	VDD3	TD	RES88	ROMH SYN	ROWH D	TOMH D	RES89	VDD3	RES2	RES6	VSS	NC3	NC1
В	TRST	VDD25	NC13	VSS	RES72	RLOS	VSS	RES76	RES78	VDD25	TD44/ TD44P	VSS	RC44	RES85	VSS	RES87	VDD25	ROVH CK	TOMH CK	VSS	RES92	RES1	RES5	NC6	VDD25	NC2
А	VSS	VSS	ты	RES73	VDD25	RRED	RES77	RES80	VSS	RES81	RES84	VDD25	RD44N	RES86	VDD25	CTFS	RSBD	VSS	TOVHS YNC	TSBD	RES91	VDD25	RES4	NC4	NC5	VSS

Figure 2-1 TE3-CHATT Pin Configuration



2.2 Pin Definition and functions

Signal Type Definitions:

The following signal type definitions are partly taken from the PCI Specification Rev. 2. 1:

I Input is a standard input- only signal.

O *Totem Pole Output* is a standard active driver.

t/s, I/O Tri-State or I/O is a bidirectional, tri-state input/output pin.

- **s/t/s** Sustained Tri-State is an active low tri-state signal owned and driven by one and only agent at a time. The agent that drives an s/t/s pin low must drive it high for at least one clock before letting it float. A new agent cannot start driving a s/t/s signal any sooner than one clock after the previous owner tri-states it. A pullup is required to sustain the inactive state until another agent drives it, and must be provided by the central resource.
- **o/d** Open Drain allows multiple devices to share a line as a wire-OR. A pullup is required to sustain the inactive state until another agent drives it, and must be provided by the central resource.

Signal Name Conventions:

NCn No-connect Pin n

Such pins are not bonded with the silicon. Although any potential at these pins will not impact the device it is recommended to leave them unconnected. No-connect pins might be used for additional functionality in later versions of the device. Leaving them unconnected will guarantee hardware compatibility to later device versions.

- **Reserved** Reserved pins are for vendor specific use only and should be connected as recommended to guarantee normal operation.
- Note: The signal type definition specifies the functional usage of a pin. This does not reflect necessarily the implementation of a pin, e.g. a pin defined of signal type 'Input' may be implemented with a bidirectional pad.



2.3 PCI Bus Interface

Pin No.	Symbol	Input (I) Output (O)	Function
T3, T4, U1, U3, V2, W1, W2, V4, AA2, W4, AC1, AB2, Y3, Y4, AD1, AC2, AC8, AE6, AD8, AF6, AC9, AE8, AF7, AD10, AC11, AF8, AF10, AD11, AC12, AE11, AD12, AF11	AD(31:0)	t/s	Address/Data Bus A bus transaction consists of an address phase followed by one or more data phases. When the TE3-CHATT is the bus master, AD(31:0) are outputs in the address phase of a transaction. During the data phases, AD(31:0) remain outputs for write transactions, and become inputs for read transactions. When the TE3-CHATT is bus slave, AD(31:0) are inputs in the address phase of a transaction. During the data phases, AD(31:0) are inputs in the address phase of a transaction. During the data phases, AD(31:0) remain inputs for write transactions, and become outputs for read transactions. AD(31:0) are tri-state when the TE3- CHATT is not involved in the current transaction. AD(31:0) are updated and sampled on the rising edge of CLK.

PEB 3456 E



Pin No.	Symbol	Input (I) Output (O)	Function
V3, AA4, AD7, AE9	C/BE(3:0)	t/s	Command/Byte Enable During the address phase of a transaction, C/ $\overline{BE}(3:0)$ define the bus command. During the data phase, C/ $\overline{BE}(3:0)$ are used as byte enable lines. The byte enable lines are valid for the entire data phase and determine which byte lanes carry meaningful data. C/ $\overline{BE}(0)$ applies to byte 0 (LSB) and C/ $\overline{BE}(3)$ applies to byte 3 (MSB). When the TE3-CHATT is bus master, C/ $\overline{BE}(3:0)$ are outputs. When the TE3-CHATT is bus slave, C/ $\overline{BE}(3:0)$ are inputs. C/ $\overline{BE}(3:0)$ are tri-stated when the TE3- CHATT is not involved in the current transaction. C/ $\overline{BE}(3:0)$ are updated and sampled on the rising edge of CLK.
AF4	PAR	t/s	Parity PAR is even parity across AD(31:0) and C/BE(3:0). PAR is stable and valid one clock after the address phase. PAR has the same timing as AD(31:0) but delayed by one clock. When the TE3-CHATT is Master, PAR is output during address phase and write data phases and input during read data phase. When the TE3-CHATT is Slave, PAR is output during read data phase and input during write data phase. PAR is tri-stated when the TE3-CHATT is not involved in the current transaction. Parity errors detected by the device are indicated on PERR output. PAR is updated and sampled on the rising edge of CLK.



Pin No.	Symbol	Input (I) Output (O)	Function
AB3	FRAME	s/t/s	Frame FRAME indicates the beginning and end of an access. FRAME is asserted to indicate a bus transaction is beginning. While FRAME is asserted, data transfers continue. When FRAME is deasserted, the transaction is in the final phase. When the TE3-CHATT is bus master, FRAME is an output. When the TE3- CHATT is bus slave, FRAME is an input. FRAME is tri-stated when the TE3- CHATT is not involved in the current transaction. FRAME is updated and sampled on the rising edge of CLK.
AC6	ĪRDY	s/t/s	Initiator Ready IRDY indicates the bus master's ability to complete the current data phase of the transaction. It is used in conjunction with TRDY. A data phase is completed on any clock where both IRDY and TRDY are sampled asserted. During a write, IRDY indicates that valid data is present on AD(31:0). During a read, it indicates the master is prepared to accept data. Wait cycles are inserted until both IRDY and TRDY are asserted together. When the TE3-CHATT is bus master, IRDY is an output. When the TE3-CHATT is bus slave, IRDY is an input. IRDY is tri- stated, when the TE3-CHATT is not involved in the current transaction. IRDY is updated and sampled on the rising edge of CLK.



Pin No.	Symbol	Input (I) Output (O)	Function
AD5	TRDY	s/t/s	Target Ready TRDY indicates a slave's ability to complete the current data phase of the transaction. During a read, TRDY indicates that valid data is present on AD(31:0). During a write, it indicates the target is prepared to accept data. When the TE3-CHATT is Master, TRDY is an input. When the TE3-CHATT is Slave, TRDY is an output. TRDY is tri-stated, when the TE3-CHATT is not involved in the current transaction. TRDY is updated and sampled on the rising edge of CLK.
AF3	STOP	s/t/s	Stop STOP is used by a slave to request the current master to stop the current bus transaction. When the TE3-CHATT is bus master, STOP is an input. When the TE3-CHATT is bus slave, STOP is an output. STOP is tri-stated, when the TE3-CHATT is not involved in the current transaction. STOP is updated and sampled on the rising edge of CLK.
AA1	IDSEL	I	Initialization Device Select When the TE3-CHATT is slave in a transaction, where IDSEL is active in the address phase and C/BE(3:0) indicates an configuration read or write, the TE3-CHATT assumes a read or write to a configuration register. In response, the TE3-CHATT asserts DEVSEL during the subsequent CLK cycle. IDSEL is sampled on the rising edge of CLK.



Pin No.	Symbol	Input (I) Output (O)	Function
AE4	DEVSEL	s/t/s	Device Select When activated by a slave, it indicates to the current bus master that the slave has decoded its address as the target of the current transaction. If no bus slave activates DEVSEL within six bus CLK cycles, the master should abort the transaction. When the TE3-CHATT is bus master, DEVSEL is input. If DEVSEL is not activated within six clock cycles after an address is output on AD(31:0), the TE3- CHATT aborts the transaction. When the TE3-CHATT is bus slave, DEVSEL is output. DEVSEL is tri-stated, when the TE3-CHATT is not involved in the current transaction.
AC7	PERR	s/t/s	Parity Error When activated, indicates a parity error over the AD(31:0) and C/BE(3:0) signals (compared to the PAR input). It has a delay of two CLK cycles with respect to AD and C/BE(3:0) (i.e., it is valid for the cycle immediately following the <u>corresponding PAR cycle</u>). PERR is asserted relative to the rising edge of CLK.
AE5	SERR	o/d	System Error The TE3-CHATT asserts this signal to indicate an address parity error and report a fatal system error. SERR is an open drain output activated on the rising edge of CLK.
T2	REQ	t/s	Request Used by the TE3-CHATT to request control of the PCI bus. It is tri-state during reset. REQ is activated on the rising edge of CLK.





Pin No.	Symbol	Input (I) Output (O)	Function
Τ1	GNT	1	Grant This signal is asserted by the arbiter to grant control of the PCI to the TE3- CHATT in response to a bus request via REQ. After GNT is asserted, the TE3- CHATT will begin a bus transaction only after the current bus Master has deasserted the FRAME signal. GNT is sampled on the rising edge of CLK.
R4	CLK	Ι	Clock Provides timing for all PCI transactions. Most PCI signals are sampled or output relative to the rising edge of CLK. The PCI clock is used as internal system clock. The maximum CLK frequency is 66 MHz.
R3	RST	Ι	Reset An active RST signal brings all PCI registers, sequencers and signals into a consistent state. All PCI output signals are driven to high impedance.
AC13	INTA	o/d	Interrupt Request When an interrupt status is active and unmasked, the TE3-CHATT activates this open-drain output.



2.4 SPI Interface

Pin No.	Symbol	Input (I) Output (O)	Function
P2	SPI	I	SPI Serial Input SPI is a data input pin, where data coming from an external EEPROM is shifted in. SPI is sampled on the rising edge of SPCLK. A pull-up resistor is recommended if the SPI interface is not used.
P1	SPO	0	SPI Serial Output SPO is a push/pull serial data output pin. Opcodes, byte addresses and data is updated on the falling edge of SPCLK. It is tri-state during reset.
N4	SPCLK	0	SPI Clock Signal SPCLK controls the serial bus timing of the SPI bus. SPCLK is derived from the PCI bus clock with a frequency of 1/78 of the PCI bus clock. It is tri-state during reset.
N3	SPCS	0	SPI Chip Select SPCS is used to select an external EEPROM. It is tri-state during reset.
P4	SPLOAD	1	Enable SPI Load Functionality Connecting SPLOAD to V_{DD3} enables the SPI bus after reset. In this case parts of the PCI configuration space can be configured via an external EEPROM.



2.5 Local Microprocessor Interface

Pin No.	Symbol	Input (I) Output (O)	Function
W24	LMODE	I	Local Bus Mode By connecting this pin to either V_{SS} or V_{DD3} the bus interface can be adapted to either Intel or Motorola environment. LMODE = V_{SS} selects Intel bus mode. LMODE = V_{DD3} selects Motorola bus mode.
Y24	LCLK	0	Local Clock Reference output clock derived from the PCI clock.
AE13, AF13, AF14, AE14, AF16, AC14, AD15, AE16, AF17, AC15, AD16, AF19, AE18	LA(12:0)	I/O	Address bus These input address lines select one of the internal registers for read or write access. <i>Note: Only LA(7:0) are evaluated during</i> <i>read/write accesses to the TE3-CHATT.</i> In local bus master mode the address lines are output. If local bus master functionality is disabled these pins are input only.
AC16, AD17, AF20, AE19, AF21, AC18, AD19, AE21, AD20, AC19, AF23, AE24, AF25, AE26, AD25, AB23	LD(15:0)	I/O	Data Bus Bidirectional tri-state data lines.
Y23	LCS0	I	Chip Select This active low signal selects the TE3- CHATT as bus slave for read/write operations.

PEB 3456 E



Pin No.	Symbol	Input (I) Output (O)	Function
AC24	LRD or	I/O	Read (Intel Bus Mode) This active low signal selects a read transaction.
	LDS	I/O	Data strobe (Motorola Bus Mode) This active low signal indicates that valid data has to be placed on the data bus (read cycle) or that valid data has been placed on the data bus (write cycle).
AB24	LWR or	I/O	Write Enable (Intel Bus Mode) This active low signal selects a write cycle.
	LRDWR	I/O	Read Write Signal (Motorola Bus Mode) This input signal distinguishes write from read operations.
AA23	LRDY	I/O	Ready (Intel bus mode) This signal indicates that the current bus cycle is complete. The TE3-CHATT asserts LRDY during a read cycle if valid output data has been placed on the data bus. In write direction LRDY will be asserted when input data has been latched.
	or		In local bus master mode TE3-CHATT evaluates LRDY to finish a transaction.
	DTACK	I/O	Data Transfer Acknowledge (Motorola bus mode) This active low input indicates that a data transfer may be performed. During a read cycle data becomes valid at the falling edge of DTACK. The data is latched internally and the bus cycle is terminated. During a write cycle the falling edge of DTACK marks the latching of data and the bus cycle is terminated.



Pin No.	Symbol	Input (I) Output (O)	Function
AC26	LINT	l/od	Interrupt Request This line indicates general interrupt requests of the layer one functions or the mailbox. The interrupt sources can be masked via registers. In local bus master mode the TE3-CHATT can monitor external interrupts indicated via LINT.
AC25, W23	LCS2, LCS1	0	Chip Select 2, 1 These signals select external peripherals when TE3-CHATT is the local bus master. As long as the local bus master functionality is disabled these outputs are set to tri-state.
AD13	Or LSIZE0	0	Byte High Enable (Intel Bus Mode) In local bus master mode this signal indicates a data transfer on the upper byte of the data bus LD(15:8). This signal has no function in slave mode. When local bus master functionality is disabled this output is tri-state. Byte Access (Motorola Bus Mode) In local bus master mode this signal indicates byte transfers. This signal has no function when the TE3- CHATT is local bus slave. When local bus master functionality is disabled this output is tri-state.
AA25	LHOLD or LBR	0	Bus Request (Intel Bus Mode) This pin indicates a requests to become local bus master. When local bus master functionality is disabled this output is tri-state. Bus Request (Motorola Bus Mode) LBR indicates a request to become local bus master. When local bus master functionality is disabled this output is set to tri-state.





Pin No.	Symbol	Input (I) Output (O)	Function
AB25	LHLDA or	I	Hold (Intel Bus Mode) LHLDA indicates that the external processor has released control of the local bus.
LBG I	I	Bus Grant (Motorola Bus Mode) LBG indicates that the TE3-CHATT may access the local bus.	
V23	LBGACK	0	Bus Grant Acknowledge (Motorola Bus Mode) LBGACK is driven low when the TE3- CHATT has become bus master. When local bus master functionality is disabled this output is tri-state.

2.6 Serial Interface

Pin No.	Symbol	Input (I) Output (O)	Function
D12	CTCLK	I	Common Transmit Clock CTCLK is the external transmit clock for the T1 or E1 tributaries configured in external timing mode.
A11	CTFS	1	CommonTransmitFrameSynchronizationCTFS is used to synchronize the T1/E1CTFS is used to synchronize the T1/E1transmit lines, which are clocked withCTCLK in external timing mode.If not used CTFS should be connected to V_{SS} .



Pin No.	Symbol	Input (I) Output (O)	Function
C15	RSPO or TRCLK	0	Regenerated Sync Pulse RSPO supports debugging of the on-chip T1/E1 framing function. If the T1/E1 framer achieved synchronization, the internal synchronization pulse of one selected T1/E1 framer can be monitored on RSPO. Test Receive Clock
	INOLIX		In serial test mode the receive clock of one selected T1/E1 interface is directly feed to this output.
M24	TRD	0	Test Receive Data In serial test mode the incoming data stream of one T1/E1 tributary is directly feed to this output. Test receive data is updated on the falling edge of the TRCLK.
N26	TTCLK	1	Test Transmit Clock In serial test mode this clock provides the clock reference for the tributary provided via TTD.
C12	TTD	Ι	Test Transmit Data In serial test mode the data stream provided via TTD replaces the E1/T1 data stream of the selected tributary. TTD is sampled on the rising edge of the TTCLK.
C14	TC44	1	DS3 Transmit Clock Input This clock provides a reference clock for the DS3 interface. The frequency of this clock is nominally 44.736 MHz.
D14	TC44O	0	DS3 Transmit Clock Output This output is a buffered version of the selected transmit clock which can be set to RC44 or TC44.



Pin No.	Symbol	Input (I) Output (O)	Function
B16	TD44	0	D3TCFG.UTD is used to select the operating mode for this pin. DS3 Transmit Data In Single rail mode, this unipolar serial data output represents the DS3 signal. TD44 is updated on the falling or rising
	TD44P	0	edge of TC44. DS3 Transmit Positive Pulse In dual-rail mode this pin represents the positive pulse of the B3ZS encoded DS3 signal. TD44P is updated on the falling edge or rising edge of TC44O.
C16	TD44N	0	DS3 Transmit Negative Pulse In dual-rail mode this pin represents the negative pulse of the B3ZS encoded DS3 signal. TD44N is updated on the falling or rising edge of TC44O.
B14	RC44	1	DS3 Receive Clock Input The frequency of this clock is nominally 44.736 MHz.
D13	RD44 or	I	D3RCFG.URD is used to select the operating mode for this pin. DS3 Receive Data This unipolar serial data input represents the DS3 signal. RD44 is sampled on the falling or rising edge of RC44. DS3 Receive Positive Pulse
	RD44P	I	In dual-rail mode this pin represents the positive pulse of the B3ZS encoded DS3 signal. RD44P is sampled on the falling or rising edge of RC44.
A14	RD44N	I	DS3 Receive Negative Pulse In dual-rail mode this pin represents the negative pulse of the B3ZS encoded DS3 signal. RD44 is sampled on the falling or rising edge of RC44.



PEB 3456 E

Pin No.	Symbol	Input (I) Output (O)	Function	
A21	RRED	0	Received RED This signal is asserted whenever the DS3 receive framer is in RED alarm state.	
B21	RLOS	O Received LOS This signal is asserted whenever the received DS3 bit stream contained least 175 consecutive '0's.		
D19	RLOF	0	Receive LOF This signal is asserted whenever the DS3 receive framer is in 'Loss of frame' state.	
C19	RAIS	0	Received AIS This signal is asserted whenever the DS3 receive framer is in AIS state.	
B8	ТОУНСК	0	Transmit Overhead Bit Clock This signal provides the bit clock for th DS3 overhead bits of the outgoing DS frame. TOVHCK is nominally a 526 kH clock.	
C8	TOVHD	I Transmit Overhead Data The overhead bits of the outgoing frame can be provided via TOV Transmit overhead data is sampled the rising edge of TOVHCK and those which are enabled by TOVHEN inserted in the overhead bit position the DS3 frame.		
D8	TOVHEN	I	Enable Transmit Overhead Data The asserted TOVHEN signal marks the bits to be inserted in the DS3 frame. TOVHEN is sampled together with TOVHD on the rising edge of TOVHD.	





Pin No.	Symbol	Input (I) Output (O)	Function
A8	TOVHSYN	I/O	Transmit Overhead Synchronization TOVHSYN provides the means to align TOVHD to the first M-frame of the DS3 signal. If operated in output mode TOVHSYN it is asserted when the X-bit of the 1 st subframe of the DS3 overhead bits has to be inserted via TOVHD. TOVHSYN is updated on the rising edge of TOVHCK. If operated in input mode TOVHSYN must be asserted together with the X-bit of the 1 st subframe of the DS3 signal which is input on TOVHD. TOVHSYN is sampled on the rising edge of TOVHCK.
D9	TSBCK	0	Transmit Stuff Bit Clock This signal provides the bit clock for DS3 stuff bit data. Transmit stuff bit data is sampled on the rising edge of TSBCK.
Α7	TSBD	I	Transmit Stuff Bit Data Data provided via TSBD is optionally inserted in the stuffed bit positions of the DS3 signal. TSBD is sampled on the rising edge of TSBD. This function is available in M13 asynchronous format only.
B9	ROVHCK	0	Receive Overhead Bit Clock This signal provides the bit clock for the received DS3 overhead bits. ROVHCK is nominally a 526 kHz clock.
C9	ROVHD	0	Receive Overhead Data ROVHD contains the extracted overhead bits of the DS3 frame. It is updated on the rising edge of ROVHCK.
C10	ROVHSYN	0	Receive Overhead Synchronization ROVHSYN is asserted while the X-bit of the 1 st subframe of the DS3 overhead bits is provided via ROVHD. It is sampled on the rising edge of ROVHCK.



Pin No.	Symbol	Input (I) Output (O)	Function
D11	RSBCK	0	Receive Stuff Bit Clock This signal provides the bit clock for DS3 stuff bit data. Transmit stuff bit data is sampled on the rising edge of TSBCK.
A10	RSBD	0	Receive Stuff Bit Data ROVHD provides data which was inserted in the stuffed bit positions of the DS3 signal. RSBD is updated on the rising edge of RSBD. This function is available in M13 asynchronous format only.

2.7 Test Interface

Pin No.	Symbol	Input (I) Output (O)	Function
C25	ТСК	I	JTAG Test Clock This pin is connected with an internal pull- up resistor.
F23	TMS	I	JTAG Test Mode Select This pin is connected with an internal pull- up resistor.
A24	TDI	I	JTAG Test Data Input This pin is connected with an internal pull- up resistor.
D24	TDO	0	JTAG Test Data Output
B26	TRST	I	JTAG Test Reset This pin is connected with an internal pull- down resistor.
E24	SCAN	1	Full Scan Path Test When connected to V_{DD3} the TE3-CHATT works in a vendor specific test mode. It is recommended to connect this pin to V_{SS} .



2.8 Power Supply, Reserved Pins and No-connect Pins

Pin No.	Symbol	Input (I) Output (O)	Function
AF1, AE7, AF9, AE12, AE15, AF18, AE20, AF26, AD3, AD24, AD26, Y2, Y25, V1, V26, R2, T12, T11, R12, R11, T14, T13, R14, R13, T16, T15, R16, R15, R25, P12, P11, N12, N11, P14, P13, N14, N13, P16, P15, N16, N15, M2, M12, M11, L12, L11, M14, M13, L14, L13, M16, M15, L16, L15, M25, J1, J26, G2, G25, C3, C24, D25, A1, B7, A9, B12, B15, A18, B20, A26, B23, A25	V _{SS}	I	Ground 0V All pins must have the same level.
AE2, AF5, AE10, AF12, AF15, AE17, AF22, AE25, AB1, AB26, Y1, Y26, U2, U25, R1, R26, M1, M26, K2, K25, G1, G26, E1, E26, B2, A5, B10, A12, A15, B17, A22, B25, C22, D21	V _{DD25}	I	Supply Voltage $2.5V \pm 0.25V$ All pins must have the same level.
AC4, AD6, AD9, AC10, AD14, AD18, AC17, AD21, AC23, AA3, AA24, W3, U4, V24, U23, P3, P23, N24, L24, J3, K23, J24, H23, F3, F24, D4, C6, D10, C13, D17, C18, C21, D23	V _{DD3}	I	Supply Voltage $3.3V \pm 0.3V$ All pins must have the same level.





Pin No.	Symbol	Input (I) Output (O)	Function
B5, C5, D5, A4, B4, C4, E3, D2, H3, H2, J4, H1, J2, K4, K3, K1, F4, D1, E2, G4, F2, G3, F1, H4, L3, L4, L2, L1, M3, M4, N1, N2, AA26, W25, W26, T23, U24, T24, R23, V25, U26, R24, T25, P24, T26, P25, P26, N25, N23, L26, K26, M23, L25, H26, L23, J25, K24, H25, F26, J23, H24, F25, G24, D26, G23, E25, C26, D20, B22, A23, C20, D18, B19, A20, B18, C17, A19, A17, D16, D15, A16, B13, A13, B11, C11, C7, D7, A6, B6, D6	RES116, RES2093		Reserved Pins 116, 2093 A pull-up resistor to V _{DD3} is recommended.
E4, C1, B1, C2, A3, A2, B3, D3, E23, B24, C23, D22, AC22, AD23, AD22, AC21, AE22, AC20, AF24, AE23, AF2, AE3, AC5, AD4, AE1, AD2, AB4, AC3	NC07 NC1231		No-connect Pins 07, 1231 It is recommended not to connect these pins.



3 General Overview

3.1 Functional Overview

TE3-CHATT

The TE3-CHATT is a highly integrated WAN protocol controller that performs HDLC, PPP and transparent (TMA) protocol processing on 256 full duplex serial channels for a channelized or unchannelized DS3 link. The device provides the framing functions for 28 T1 links or 21 E1 links. Signalling controller functions for DS3, T1 and E1 mode are integrated as well.

The following operating modes are provided (assuming a PCI clock frequency of 33 MHz or more):

- 28 times T1 signals operating at 1.544 MBit/s mapped into M13 asynchronous format or C-bit parity format
- 21 times E1 signals operating at 2.048 MBit/s mapped into ITU-T G.747 compliant signal.
- Full payload rate DS3 signal in C-bit parity format

The serial interface operates in unipolar or dual-rail mode and connects directly to available DS3 LIUs.

Each T1 or E1 tributary can be operated in external timing mode, where the tributary is clocked with the common transmit clock CTCLK, or in looped timing mode, where data of the selected tributaries is sent synchronous to the incoming receive clock.

A variety of loop modes is provided to support remote as well as inloop testing of the device. Remote loops are provided on DS3-, DS2-, DS1- or payload level.

Two bus interfaces, a PCI Rev. 2.1 compliant bus interface and a 16 bit Intel/Motorola style bus interface, connect the device to system environment. Device configuration and channel operation is provided through the PCI bus interface, whereas the 16 bit bus interface provides access to the framing functions and the signalling controller. The TE3-CHATT supports PCI PnP capability by loading the subsystem ID and the subsystem vendor ID via a SPI[™] interface into the PCI configuration space.



3.2 Block Diagram




Figure 3-1 TE3-CHATT Block Diagram

3.3 Internal Interface

The device consists of several macro functions as shown in **Figure 3-1**. The internal modules are connected by busses/signals according to Infineons on-chip bus.

The main busses are:

• The initiator bus, on which the DMA requests of the data management units and the interrupt controller are arbitrated and funneled into the PCI interface.



- The configuration busses, which serve as the standard programming interface to access the chip internal registers and functions either via PCI bus or via the local bus interface.
- The interrupt busses, which collect all interrupt information and forward them to the corresponding interrupt handler.

The chip's core functions are all operated with the PCI clock. Transfers between clocking regions (serial clocks and system clock) are implemented only in the serial interface.

3.4 Block Description

The following section gives a brief overview to the function of each block. For a detailed description of each function refer to **"Functional Description" on Page 53**.

T1/E1 Interface/Unchannelized Interface

The T1/E1 interface consists of the subfunctions receive and transmit. This block provides the function of serial/parallel and parallel/serial conversion for up to 28 incoming and up to 28 outgoing tributaries of the DS3 signal. Serial data is transferred between the internal clocking system, which is derived from the PCI clock, and the various line clocks. This provides a unique clocking scheme on the internal interfaces. The aggregate bandwidth of all enabled tributaries can be up to 45 Mbit/s in each direction.

Time slot assigner

The time slot assigner exchanges data with the serial interface on a 8 bit parallel bus, thus funneling all data of up to 28 interfaces. The time slot assigner provides freely programmable mapping of any time slot or any combination of time slots to 256 logical channels. A programmable mask can be provided to allow subchanneling of the available time slots which allows channel data rates starting at 8kbit/s.

At the protocol machine interface the time slot assigner and the protocol machine exchanges channel oriented data (8 bit) together with the time slots masks.

Protocol handler

Two protocol machines, one for receive direction and one for transmit direction, provide protocol handling for up to 256 logical channels and a maximum serial aggregate data rate of up to 45 Mbit/s per direction. The protocol machines implement four modes, which can be programmed independently for each logical channel: HDLC, bit-synchronous PPP, octet-synchronous PPP and Transparent Mode A, including frame synchronous TMA.



Internal buffer

The internal buffers provides channelwise buffering of raw (unformatted/deformatted) data for 256 logical channels. Channel specific thresholds can be programmed independently in transmit and receive direction. In order to avoid transmit underrun conditions each transmit channel has two control parameters for smoothing the filling/ emptying process (transmit forward threshold, transmit refill threshold). In receive direction each channel has a receive burst threshold. To avoid unnecessary waste of bus bandwidth, e.g. in case of transmission errors, the receive buffer provides the capability to discard frames which are smaller than a programmable threshold.

Data management units

The data management units provide direct data transfer between the system memory and the internal buffers. Each channel has an associated linked list of descriptors, which is located in system memory and handled by the data management units. This linked list is the interface between the system processor and the TE3-CHATT for exchange of data packets. The descriptors and the data packets can be stored arbitrarily in 32 bit address space of system memory, thus allowing full scatter/gather assembly of packets. In order to optimize PCI bus utilization, each descriptor is read in one burst and held on-chip afterwards.

Interrupt controller

Two interrupt controllers manage internal interrupts. Interrupts from the mailbox, the framing engines and the signalling controller are passed in the form of interrupt vectors to an internal interrupt FIFO which can be read from the local bus. All system, port and channel related interrupt information is passed to the main interrupt controller which is connected to the PCI system. A programmable DMA with nine channels stores these interrupts in the form of interrupt vectors in different interrupt queues in system memory.

PCI interface

The PCI interface unit combines all DMA requests from the internal data management unit and the interrupt controller and translates them into PCI Rev. 2.1 compliant bus accesses. The PCI interface optionally includes the function of loading the subsystem vendor ID and the subsystem ID from an external SPI compliant EEPROM.

Mailbox, internal bridge and global registers

The mailbox is used to exchange data between the PCI attached microprocessor and the local bus microprocessor and provides a doorbell function between the two interfaces.

Controlled by an arbiter an internal bridge connects the configuration bus I and the configuration bus II. It is therefore possible to access the "layer one" registers from the



PCI interface directly. Thus the device could also be operated without a local microprocessor connected to it, e.g. for debugging purposes. It is NOT possible to access the configuration bus I and therefore the 'HDLC' registers or the PCI bridge from the local bus.

Local bus interface

The local bus interface provides access between the local microprocessor and the onchip configuration bus II, in order to access the registers of the on-chip M13 multiplexer, DS2/DS3 framer, T1/E1 framer, the registers of the signalling controller and the mailbox. The local bus interface provides a switchable Intel-style or Motorola-style processor interface.

M23 multiplexer/demultiplexer and DS3 framer

In channelized operating modes the M23 multiplexer/demultiplexer maps/demaps seven DS2 signals into/from M13 asynchronous format or C-bit parity format. In unchannelized mode one logical input stream is mapped into the information bits of the DS3 stream according to ANSI T1.107. The DS3 framer performs frame and multiframe alignment in receive direction and inserts the frame and multiframe alignment bits. Performance monitors provide for counting of framing bit errors, parity errors, CP-bit errors, far end block errors, excessive zeroes or line code violations. The framer detects loopback requests and allows insertion of loopback requests under microprocessor control.

M12 multiplexer/demultiplexer and DS2 framer

The M12 multiplexer/demultiplexer operates in two modes. It maps either 28 T1 signals or 21 E1 signals into/from seven ANSI T1.107 or ITU-T G.747 compliant DS2 signals. It performs inversion of the second and fourth DS1 signal. The DS2 framer performs frame and multiframe alignment in receive direction and vice versa inserts the framing bits according to ANSI T1.107 or ITU-T G.704. It detects loopback requests or enables insertion of loopback requests under microprocessor control.

T1/E1 framer

Synchronization is achieved with the on-chip framing function. T1/E1 mode is supported for up to 28 ports. Once the framer achieved synchronization for a line, that is the frame alignment information in the incoming bit stream has been identified correctly, it informs the port interface and the facility data link about the frame position. In transmit direction the framing bits are inserted according to T1 F4 format, T1 SF (F12) format, T1 ESF (F24) format, E1 doubleframe format or E1 CRC-4 multiframe format. Performance monitors provide for counting framing errors, CRC errors, block errors, E-bit errors or PRBS bit errors. The framer detects loopback requests and allows insertion of loopback requests or pseudo-random bit sequences under microprocessor control.



Facility data link, Signaling controller

The facility data link exchanges the 'F-bits' of the T1 links or the S_a -bits of time slot zero of the E1 links with the framer block and it provides the function of HDLC formatting or BOM mode in receive and transmit direction.

The signalling controller also provides access to the DS3 signalling bits (Far End Alarm and Control Channel, Path Maintenance Data Link Channel).

Message FIFO

For intermediate buffering of data link messages two FIFOs are integrated, one for transmit and one for receive direction. Each FIFO provides two pages of 32 bytes buffer per line and direction.

JTAG

Boundary Scan logic according to IEEE 1149.1.



4 Functional Description

4.1 Port Handler

The port handler is the interface between the serial ports and the chip internal protocol and framing functions. It converts incoming serial data into parallel data for further internal processing and in the outgoing direction it converts parallel data into a serial bit stream.

The TE3-CHATT provides one port for operation at DS3 signal speeds. It provides unipolar data transmission or B3ZS encoded data transmission.

The system interface consists of one receive clock input and either one receive data input in unipolar mode or two receive data inputs in dual-rail mode, one for the positive pulse and one for the negative pulse. In transmit direction the system interface is build of one transmit clock input and one or two transmit data outputs.




Figure 4-1 Port configuration in M13 mode



4.1.1 Local Port Loop

Local port loops are provided on DS3, DS2 and DS1 level on a per port/tributary basis. In the local loop the outgoing bit stream of a port/tributary is mirrored to the receive data path. This allows to prepare data in system memory, which is processed by the TE3-CHATT in transmit direction, mirrored to the respective receiver and stored in system memory again. In order to ensure that the local port loop works even without incoming receive clock, each receiver looped uses the corresponding transmit clock.




Figure 4-2 Local Port Loops in M13 mode

4.1.2 Remote Line Loops

The TE3-CHATT supports remote line loops in different stages of the M13 data path. In DS3 line loopback mode the incoming DS3 signal is mirrored and placed on the DS3 signal output. While operating in DS3 line loopback mode, the incoming receive clock RCLK is used to update outgoing transmit data. In DS2 line loopback mode one arbitrarily selectable DS2 signals is looped in the M12 stage of the TE3-CHATT. The T1/ E1 line loopback mode mirrors one or more incoming lines. Transmit data coming from the transmit data path is replaced with the mirrored data stream.






Figure 4-3 Remote Line Loops

The T1/E1 line loopback mode mirrors one or more incoming lines. Transmit data coming from the transmit data path is replaced with the mirrored data stream. While T1/ E1 line loop is closed the transmit framer and the protocol machines are disabled.



4.1.3 Test Breakout

The test breakout function provides the capability to multiplex one of the incoming 28 receive tributaries to the outgoing test receive port, where an external T1/E1 analyzer can be easily connected to. A selectable incoming tributary signal can be mapped to the test receive port where RCLK(x) is mapped to TRCLK and RD(x) to TRD. TRD is updated on the falling edge of TRCLK. In the opposite direction one of the 28 transmit tributaries can be replaced with the incoming test transmit data input TTD and the test transmit clock input TTCLK. TTD is sampled on the rising edge of TTCLK.




Figure 4-4 Test Breakout

4.2 Time slot Handler

4.2.1 Channelized Modes

The time slot handler assigns any combination of time slots of ports configured in T1 or E1 mode to logical channels. The assigned time slots are connected internally and the bit stream of one logical channel is mapped continuously over the selected time slots.



Since the receiver and the transmitter operate independently of each other, the assignment of time slots to logical channels can be done separately in receive and transmit direction. Any time slot can be assigned to any channel and any sequence of time slots can be assigned to one channel.

In normal operation each time slot consists of eight bits and all bits are used for data transmission. An available mask function provides the capability to mask selected bits, which in turn are disabled for data transmission. This provides the possibility to operate time slots with less than 64 kBit/s throughput. So, instead of mapping the bit stream of one logical channel over all bits of the assigned time slots, the bit stream is mapped continuously over all unmasked bits of the time slots belonging to that channel.

Masked bits are transmitted as '1'. In receive direction masked data bits are discarded **Figure 4-5** shows a simple assignment process. In this case one port is configured in E1 mode and time slots two and three are assigned to logical channel 5. The bit mask of time slot two is set to FE_H , which disables bit zero of that time slot, and the bit mask of the third time slot is set to FD_H , which disables bit one.



		————Tim	1e					
4	——Frame 1——	•	-		Frame 2–		,	4
0 1 2	3 47	29 30 31	0 1	2 3	47	29	30 31	
	—Timeslot 2—			imeslot 3		•		
6 7 0 1	2 3 4 5	6 7 0	1 2	34	5 6 7	0	1	
	-Timeslot Mask-		——Tin	neslot Ma	isk——			
0 1	1 1 1 1	1 1 1	0 1	1 1	1 1 1			
	1 3 are assigned to ot 2 and bit 1 of tim			d.				
Bit 0 of timeslo Programming 1. Port mode of Register PMIAR PMR	of 2 and bit 1 of time sequence: configuration Data			d. 0 3⊣	Sele E1 m	ct port	3	
Bit 0 of timeslo Programming 1. Port mode of Register PMIAR PMR 2. Timeslot as	of 2 and bit 1 of time sequence: configuration Data	neslot 3 are	masked	0 3 _H	E1 m	node		
Bit 0 of timeslo Programming 1. Port mode of Register PMIAR PMR 2. Timeslot as TSAIA	of 2 and bit 1 of time sequence: configuration Data	neslot 3 are	masked 3 _H	0 3 _H	E1 m Sele	node ct port	3, time	
Bit 0 of timeslo Programming 1. Port mode of Register PMIAR PMR 2. Timeslot as	of 2 and bit 1 of time sequence: configuration Data	neslot 3 are	masked 3 _H	0 3 _H	E1 m Sele	node ct port		
Bit 0 of timeslo Programming 1. Port mode of Register PMIAR PMR 2. Timeslot as TSAIA	of 2 and bit 1 of time sequence: configuration Data	neslot 3 are	masked 3 _H	0 3 _H	E1 m Sele Set c	node ct port	3, time	sk

Figure 4-5 Time slot Assignment in Channelized Modes

4.2.2 Unchannelized Mode

In unchannelized mode the complete incoming and outgoing serial bit stream belongs to one logical DS3 channel. To operate the link in unchannelized mode tributary zero (port zero) has to be programmed for unchannelized operation and all 'time slots', that is time slot 0 to 23 must be assigned to one channel. Additionally the M13 multiplexer must be switched into unchannelized DS3 mode. The function of bit masks, which is available for the T1/E1 tributaries, is not available in unchannelized mode.



4.3 Data Management Unit

Each packet or part of a packet is referenced by a descriptor. The descriptors form a link list, thus connecting all packets together. Packet data as well as descriptors are located in system memory. Both the TE3-CHATT and the system CPU operate on these data structures.

Each logical channel has its dedicated linked list of descriptors, one for receive direction and one for transmit direction. This type of data structure allows channel specific memory organization which can be specified by the system processor. It provides an optimized way to transfer data packets between the system processor and the TE3-CHATT.

The TE3-CHATT has a flexible DMA controller to transfer data either from the internal receive buffer to the shared memory (receive direction) or from the shared memory to the internal transmit buffer (transmit direction). Each DMA works on one linked list. Each linked list located in system memory is associated with one of the 256 transmit channels or one of 256 receive channels.

The address generator of the DMA controller supports full link list handling. Descriptors are stored independently from the data buffers, thus allowing full scatter/gather assembly and disassembly of data packets.

4.3.1 Descriptor Concept

A descriptor is used to build a linked list, where each member of the linked list points to a data section. A descriptor consists of four DWORDS¹). The first three DWORDS, containing link and packet information, are provided by the system CPU and the last DWORD contains status information, which is written when the TE3-CHATT has finished operation on a descriptor.

The data section itself can be of any size up to the maximum size of 65535 bytes per descriptor and is defined in the first DWORD of a descriptor. Each logical data packet can be split into one or multiple parts, where each part is referenced by one descriptor, and all parts are referenced by a linked list of descriptors. The descriptor containing the last part of a data packet is marked with a frame end bit. The descriptor following the marked descriptor therefore contains the beginning of the next data packet (**Figure 4-6**). The last descriptor in a linked list is marked with a hold indication.

For ease of programming the transmit descriptor and the receive descriptor are structured the same way, thus allowing to link a receive descriptor directly into the linked list of the transmit queues with minimum descriptor processing.

1)






Figure 4-6 Descriptor Structure

Although the data management unit works 32-bit oriented, it is possible to begin a transmit data section at an uneven address. The two least significant bits of the transmit data pointer determine the beginning of the data section and the number of bytes in the first DWORD of the data section, respectively. In receive direction the address of the data sections must be DWORD aligned.

4.3.2 Receive Descriptor

Each receive descriptor is initialized by the host CPU and stored in system memory as part of a linked list. The TE3-CHATT reads a descriptor, when requested to do so from the host by a receive command or after branching from one receive descriptor to the next receive descriptor. Each receive descriptor contains four DWORDs, where the first three DWORDs contain link and packet information and the last DWORD contains status information. Once the descriptor is processed the status information will be written back to system memory by the TE3-CHATT (Receive status update). When the TE3-CHATT



branches to a new descriptor it reads the link and packet information entirely and stores it in its on-chip channel database.

DWORD ADDR.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
00 _H	0	HOLD	RHI	OFF	SET(2:0)	0	0	0	0		De	escripto	orID(5	:0)	
04 _H		NextReceiveDescriptorPointer(31:2)														
08 _H		ReceiveDataPointer(31:2)														
0C _H	FE	С	0	0	0	0	0	0	0	0	0	MFL	RFOD	CRC	ILEN	RAB

Table 4-1 Receive Descriptor Structure

DWORD ADDR.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
00 _H		NO(15:0)														
04 _H		NextReceiveDescriptorPointer(31:2)												0	0	
08 _H		ReceiveDataPointer(31:2)											0	0		
0C _H		BNO(15:0)														

HOLD Hold indication

HOLD indicates that a descriptor is the last element of a linked list containing valid information.

- 0 Next descriptor is available in the shared memory. After checking the HOLD bit the data management unit branches to the next receive descriptor.
- 1 This descriptor is the last one that is available for a channel. This means that the data section where this descriptor points to is the last data section which is available for data storage. After processing of descriptor has finished, the data management unit repolls the descriptor one time to check if HOLD has already been cleared. If HOLD is still set the corresponding receive channel is deactivated as long as the system CPU does not request a new activation via a 'Receive Hold Reset' command or forces the TE3-CHATT to branch to a new linked list via a 'Receive Abort/Branch' command.
- Note: When repolling a descriptor the TE3-CHATT checks the HOLD bit and the bit field NextReceiveDescriptorPointer. All other information are NOT updated in the internal channel database.



RHI Receive Host Initiated Interrupt

This bit indicates that the TE3-CHATT shall generate a 'Receive Host Initiated' interrupt vector after it has finished processing the descriptor.

- 0 Data management unit does not generate an interrupt vector after it has processed the receive descriptor.
- 1 Data management unit generates an interrupt vector, as soon as all data bytes are transferred into the current data section and the status information is updated.
- OFFSET Offset of unused data section.

This bit field allows to reserve memory space in increments of DWORDs for an additional header. If the marked descriptor is the first one of a new packet the data management unit will write data at the address ReceiveDataPointer+4xOFFSET.

Note: Offset x 4 must be smaller than NO.

Note: This option is not available in transparent mode.

- DescriptorID This bit field is read by the data management unit and written back in the corresponding interrupt status of a channel interrupt vector which is generated by the data management unit. This value provides a link between the descriptor and the corresponding interrupt vector.
- NO Byte Number

This bit field defines the size of the receive data section allocated by the host. The maximum buffer length is 65535 bytes and it has to be a multiple of 4 bytes. Data bytes are stored in the receive data section according to the selected mode (little endian or big endian).

Note: Please note that the device handles the status (CRC, flag and frame status) of frame based protocols (HDLC, PPP) internally in the same way as payload data. Therefore byte number should include four bytes more than the maximum length of incoming frames. Nevertheless, the frame status will be deleted from the end of the data stream and be attached as a status word to the receive descriptor. The frame status will not be written to the data section.



NextReceiveDescriptorPointer

This pointer contains the start address of the next valid receive descriptor. After completion of the current receive descriptor the data management unit branches to the next receive descriptor to continue data reception.

System CPU can force the TE3-CHATT to branch to the beginning of a new linked list via the command 'Receive Abort/Branch'. In this case the receive descriptor address provided via register CSPEC_FRDA is used as the next receive descriptor pointer to be branched to.

ReceiveDataPointer

This pointer contains the start address of the receive data section. The start address must be DWORD aligned.

FE Frame End

It indicates that the current receive data section (addressed by ReceiveDataPointer) contains the end of a frame. This bit is set by the data management unit after transferring the last data of a frame from the internal receive buffer into the receive data section which is located in the shared memory. Moreover the bit field BNO and the status bits are updated, the complete (C) bit is set and a 'Frame End' interrupt vector is generated.

C Complete

This bit indicates that

- •filling the data section has completed (with or without errors),
- processing of this descriptor was aborted by a 'Receive Abort/Branch' command,
- •or the end of frame (PPP, HDLC) was stored in the receive data section.
- The complete bit releases the descriptor.

BNO Byte Number of Received Data

The data management unit writes the number of data bytes stored in the current data section into bit field BNO.



When the TE3-CHATT completes a data section, which included the end of a frame (C bit and FE bit are set), or when the TE3-CHATT branches to a new linked list due to a 'Receive Abort/Branch' command the status information bits RAB, ILEN, CRC, RFOD and MFL are updated as part of the receive status update. In the abort scenario, the C bit will always be set. Bit FE will be set only, if the particular channel operates in HDLC or PPP mode.

RAB	Receive Abort
	This bit is set when
	 the incoming serial data stream contained an abort sequence, or an incoming frame was aborted by the command 'Receive Abort/ Branch', or when a channel is switched off while a frame is being received.
ILEN	Illegal length
	This bit is set, when the length of the incoming data packet was not a multiple of eight bits.
CRC	CRC Error
	This bit is set, when the checksum of an incoming data packet was different to the internally calculated checksum.
RFOD	Receive Frame Overflow
	This bit is set, when a receive buffer overflow occurred during data reception.
MFL	Maximum Frame Length
	This bit is set, when the length of the incoming data packet exceeded the value programmed in CONF1.MFL.

4.3.3 Data Management Unit Receive

The *data management unit receive* transfers data for each of the 256 logical receive channels from the internal receive buffer to the data sections of the corresponding channel. To fulfill the task it has to be initialized for operation, which is described in **"Channel Programming / Reprogramming Concept" on Page 163.** Relevant part of the channel information for the data management unit is the address pointer to the first receive descriptor, the channel interrupt queue and the channel interrupt mask.

The first receive descriptor of a channel is fetched from system memory and stored in the chip internal channel database the first time the receive buffer requests a data transfer for the channel. The descriptor contains a pointer to the data section, the size of the provided data section and a pointer to the next receive descriptor.

The data transfer is requested as soon as a programmed receive buffer threshold is reached. This threshold is programmed during channel setup on a per channel basis. Task of the data management unit is to calculate the maximum number of bytes that can



be stored in the receive data section and to compare this with the length of the requested data transfer.

In case that the requested transfer length from the receive buffer fits into the provided data section the data management unit transfers the data block to system memory in one single burst. If the requested transfer length exceeds the available space of the data section the transfer is divided into two or more parts. Data packets are written to the data section until the given data section is filled or the end of a packet is reached.

If the data section in the shared memory is completely filled with data, the data management unit updates the status word of the receive descriptor by setting the complete (C) bit and the number of bytes (BNO), which are stored in the data section. In this case the number of bytes written to the data section equals the size of the data section.

If the data packet, which is written to system memory, contains the remaining part of a completely received packet, the data management unit updates the status word of the receive descriptor by setting the complete bit together with the frame end (FE) bit. The BNO field is updated on the actual value of bytes written to the data section. If enabled, the data management unit generates a 'Frame End' channel interrupt vector.

With the next receive buffer request the data management unit branches to the next receive descriptor, which was referenced in the next descriptor field of the current processed descriptor. To keep track of the linked list the data management unit provides the possibility to issue a 'Receive Host Initiated' interrupt vector, which is generated after the status word was updated. To enable this interrupt vector the bit RHI must be set in a descriptor.

Descriptor hold operation

Processing of the descriptor list is controlled by the HOLD bit, which is located in the first DWORD of each receive descriptor. The HOLD bit indicates that the marked descriptor is the last descriptor containing a valid data buffer. The data management unit will not branch to a next descriptor until the hold condition is removed or a 'Receive Abort' command forces the TE3-CHATT to branch to the beginning of a new linked list. Since the HOLD bit marks the last descriptor in a linked list, it may prevent that further received data packets can be written to system memory.

When a given data section is filled, and does not contain the end of a frame (frame based protocols) and the requested transfer length could not be satisfied, the data management unit polls the HOLD bit of the current receive descriptor once more. If the HOLD bit is removed, it branches to the next descriptor. When the HOLD bit is still '1', an internal poll bit is set and the data management unit does not branch to the next descriptor. Additionally a 'Hold Caused Receive Abort' interrupt vector is generated. The status of the descriptor in the shared memory is aborted (RAB bit set) and the complete bit and the frame end bit are set in the receive descriptor. The rest of the frame will be discarded. As long as the HOLD bit remains set further data of the same channel is



discarded and for each discarded frame a 'Silent Discard' interrupt vector with the bits HRAB and RAB set is generated.

If the current data section was filled and does contain the end of frame a 'Frame End' interrupt vector is generated and the descriptor is updated on the FE bit and the C bit. Therefore the status of this receive descriptor is error free. With the next request of the receive buffer, the data management unit repolls the HOLD bit of the current receive descriptor. If the hold bit is removed, it branches to the next descriptor. If the HOLD bit is still '1', an internal poll bit is set. As long as the HOLD bit remains set, further data of the same channel is discarded and for each discarded frame a 'Silent Discard' interrupt vector with bits HRAB and RAB set is generated.

When the receive buffer request matches exactly the remaining size of the data section and the data block does not contain the end of a packet, it is stored completely in the data section. The descriptor is updated immediately (C bit set). With the next receive buffer request, the data management unit repolls the HOLD bit of the current receive descriptor. If the HOLD bit is removed, it branches to the next descriptor. If the HOLD Bit is still '1', an internal poll bit is set. Additionally a 'Hold Caused Receive Abort' interrupt vector is generated and the rest of the frame is discarded. As long as the HOLD bit remains set further data of the same channel is discarded and for each discarded frame a 'Silent Discard' interrupt vector is generated.

The system CPU can remove the hold condition, when the next receive descriptor is available in shared memory. Therefore the CPU has to execute a 'Receive Hold Reset' command, which will reactivate the channel. When the receive buffer requests a new data transfer, the data management unit will repoll the last receive descriptor. If the HOLD bit was removed, the data management unit branches to the next receive descriptor pointed to by bit field NextReceiveDescriptor.

- Note: In protocol modes HDLC and PPP data from receive buffer is discarded until the end of a received frame is reached. As soon as the beginning of a new frame is received, the data management unit starts to fill the data section.
- Note: In transparent mode data transferred from receive buffer is written immediately to the data section of the next receive descriptor.

If the CPU issues a 'Receive Hold Reset' command and does not remove the HOLD bit (erroneous programming), no action will take place.

4.3.4 Transmit Descriptor

The transmit descriptor in shared memory is initialized by the host CPU and is read afterwards by the TE3-CHATT. The address pointer to the first transmit descriptor is stored in the on-chip channel database, when requested to do so by the host CPU via the 'Transmit Init' command. The first three DWORDs of a transmit descriptor are read when the transmit buffer requests a data transfer for this channel and then they are stored in the on-chip memory. Also they are read when branching from one transmit



descriptor to the next transmit descriptor. Therefore all information in the next descriptor must be valid when the data management unit branches to a descriptor. The last DWORD of a transmit descriptor optionally is written by the TE3-CHATT when processing of a descriptor has finished.

DWORD ADDR.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
00 _H	FE	HOLD	THI	CEN	0	0	0	0	0	0		De	script	orID(5	:0)	
04 _H		NextTransmitDescriptorPointer(31:2)														
08 _H		TransmitDataPointer(31:0)														
0C _H	0	С	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 4-2 Transmit Descriptor Structure

DWORD ADDR.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
00 _H		NO(15:0)														
04 _H		NextTransmitDescriptorPointer(31:2)											0	0		
08 _H	TransmitDataPointer(31:0)															
0C _H	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

FE

Frame end

It indicates that the current transmit data section (addressed by transmit data pointer) contains the end of a frame. After the last byte is read from system memory this bit is passed to the transmit buffer and to the protocol machine. The bit FE informs the transmit buffer to move a stored frame to the protocol machine even if the programmed transmit forward threshold is not reached (see "Internal Transmit Buffer" on Page 74). The protocol machine is informed to append the checksum (HDLC, PPP) and then to send the interframe time-fill. Providing a transmit descriptor with FE = '0' and HOLD = '1' is an error.

HOLD Hold indication

It indicates that this descriptor is the last valid element of a linked list.

- 0 Next descriptor is available in the shared memory. The data management unit branches to the next descriptor as soon as processing of the current descriptor has finished.
- 1 The current descriptor is the last descriptor containing valid data in the data section. As soon as the data management unit has transferred the data contained in the data section to the internal buffer, it tries one more time to read the descriptor. In case that



the hold indication is still set, it stores further requests of the receive buffer in its channel database. The channel can be reactivated by issuing a 'Transmit Hold Reset' command or by providing a new linked list via the 'Transmit Abort/Branch' command, in which case not served requests are processed.

Note: When repolling a descriptor the TE3-CHATT checks the HOLD bit and the bit field NextTransmitDescriptorPointer. All other information are NOT updated in the internal channel database.

NO Byte Number

The byte number defines the number of bytes stored in the data section to be transmitted. Thus the maximum length of data buffer is 65535 bytes. In order to provide dummy transmit descriptors NO = 0 is allowed in conjunction with the FE bit set. In this case (NO = 0) a 'Transmit Host Initiated' interrupt vector and/or the C-bit will be generated/set when the data management unit recognizes this condition. It is an error to set NO = 0 without FE bit set.

THI Transmit Host Initiated Interrupt

This bit indicates that the TE3-CHATT shall generate a 'Transmit Host Initiated' interrupt vector after it has finished operating on the descriptor.

- 0 Data management unit does not generate an interrupt vector after it has processed the transmit descriptor.
- 1 Data management unit generates an interrupt vector, as soon as all data bytes are transferred to the internal transmit buffer and the status information is updated.
- DescriptorID This bit field is read by the data management unit and written back in the corresponding interrupt status of a channel interrupt vector which is generated by data management unit. This value provides a link between the descriptor and the corresponding interrupt vector.

NextTransmitDescriptorPointer

This pointer contains the start address of the next transmit descriptor. It has to be DWORD aligned. After sending the indicated number of data bytes, the data management unit branches to the next transmit descriptor. The transmit descriptor is read entirely at the beginning of transmission and stored in on-chip memory. Therefore all informations in the descriptor must be valid.

System CPU can force the TE3-CHATT to branch to the beginning of a new linked list via the command 'Transmit Abort/Branch'. In this case the transmit descriptor address provided via register CSPEC_FTDA is used as the next transmit descriptor pointer to be branched to.



TransmitDataPointer

This 32-bit pointer contains the start address of the transmit data section. Although the data management unit works DWORD oriented, it is possible to begin transmit data section at byte addresses.

CEN Complete Enable

This bit is set by the CPU if the complete bit mechanism is desired:

- 0 The data management unit will NOT update the transmit descriptor with the C bit. In this mode the use of the THI interrupt is recommended.
- 1 The data management unit will set the C bit.
- C Complete

This bit is set by the data management unit, when the bit CEN of a descriptor is set and when it

- •completed reading a data section normally, or
- •it was aborted by a 'Transmit Off' command or by a 'Transmit Abort/ Branch' command.

The complete bit releases the descriptor.

4.3.5 Data Management Unit Transmit

The *data management unit transmit* provides the interface between system memory on one side and the internal transmit buffer on the other side. The data management unit handles requests of the transmit buffer, controls the address and burst length calculation, initiates data transfers from system memory to the transmit buffer and handles the linked lists on a per channel basis.

For initialization the CPU programs the first transmit descriptor address, the interrupt mask, the interrupt queue and starts the channel with the 'Transmit Init' command. For detailed description of channel commands refer to "Channel Commands" on Page 164. The data management unit then fetches the given information and stores them in its on-chip channel database.

The first transmit descriptor is fetched from system memory and stored in the chip internal channel database the first time the transmit buffer requests data for a channel. It contains a pointer to the data buffer, the length of the data section as well as a pointer to the next transmit descriptor. After the first descriptor is stored internally a 'Transmit Command Complete' interrupt vector is generated.

Data transfers are requested as long as the number of empty locations is below a programmable refill threshold. The number of empty locations is reported from the transmit buffer to the data management unit. Task of the data management unit is to calculate the number of bytes that can be loaded from the data section based on the NO



field of the transmit descriptor and to compare this with the number of bytes requested by the transmit buffer.

Depending on the bit field NO in the transmit descriptor several read accesses must be performed by the data management unit. It stops serving the request as soon as the requested amount of data was transferred to the transmit buffer, when a Frame End bit (FE) in the processed transmit descriptor is set or when the channel was aborted using a 'Transmit Abort' command. Serving the request can also be suspended, when the programmed transmit burst length (CONF3.TPBL) is reached. All these events may result in open transmit buffer locations, but the data management unit stores this information as open requests in the channel database and processes these requests continuously.

The data management unit alternately serves requests issued by the transmit buffer or open requests stored in its internal channel database. If there are open requests for a channel, data transmission will be initiated. The procedure is the same as described above. It stops, if the requested amount of data is served or when the FE bit field is set.

If a transmit descriptor has its FE bit set and all data of the data section is moved to the transmit buffer, the data management unit serves requests of further channels or looks for open requests in its database. Therefore open requests from other channels are served faster and possible underruns can be avoided. The next transmit descriptor will be retrieved with the next data transfer of the channel.

When the data management unit completed reading a data section associated with a transmit descriptor, it updates the complete (C) bit in the status word of the transmit descriptor if the complete enable (CEN) bit is set. Additionally a 'Transmit Host Initiated' interrupt vector is generated if the THI bit is set in the transmit descriptor. Afterwards the data management unit the TE3-CHATT branches to the next transmit descriptor.

Descriptor hold operation

The data transfer is controlled by the HOLD bit, which is located in the first DWORD of a transmit descriptor. The HOLD bit indicates that the marked descriptor is the last descriptor in a linked list. The data management unit will not branch to the next descriptor until the hold condition is removed or a 'Transmit Abort' command forces the TE3-CHATT to branch to a new linked list.

If the HOLD bit and the frame end bit are set together in a descriptor, the data management unit transfers all data of the belonging data section to the transmit buffer and optionally sets the C-bit in the current transmit descriptor. When a new data transfer is requested (either from the transmit buffer or an open request) the data management unit repolls the descriptor. If the HOLD bit is removed, it will branch to the next transmit descriptor. If the HOLD bit is still set, that channel is suspended for further operation. Following requests from the transmit buffer will not be served, but the number of requested data is stored in the open request registers.



If the HOLD bit is detected in a descriptor and the frame end bit is not set, the data management unit will transfer all data of the belonging data section to the transmit buffer. Afterwards it generates a 'Hold Caused Transmit Abort' interrupt vector in order to inform the host CPU about the erroneous descriptor structure. In PPP and HDLC mode the abort status is propagated to the transmit buffer and the protocol machine, so that a abort sequence is sent on the serial side. In TMA mode the data management unit generates a 'Hold Caused Transmit descriptor once more. If the HOLD bit is removed it branches to the next transmit descriptor and proceeds with normal operation. Otherwise, when the HOLD bit is still set, the channel is suspended for further operation and an internal poll bit is set. Following requests from the transmit buffer will not be served, but the number of requested data is stored in the open request register.

The host CPU can remove the hold condition, when the next transmit descriptor is available in system memory. Therefore the CPU has to execute a 'Transmit Hold Reset' command, which will reactive the channel. When the transmit buffer requests a new data transfer or when open request are stored in the on-chip database the data management unit repolls the transmit descriptor and checks the HOLD bit again. If the HOLD bit is removed it branches to next transmit descriptor.

If the CPU issues a 'Transmit Hold Reset' command and does not remove the HOLD bit (erroneous programming), no action will take place. Nevertheless, the CPU always has to issue a 'Transmit Hold Reset' command when it removes the HOLD bit in a descriptor, no matter the data management unit has already seen the HOLD bit or not.

4.3.6 Byte Swapping

The TE3-CHATT operates per default as a little endian device. To support integration into big endian environments, the data management unit provides an internal byte swapping mechanism, which can be enabled via bit CONF1.LBE.

The big endian swapping applies only to the data section pointed to by the receive and transmit descriptors in the shared memory.

Note: Byte swapping only effects the organization of packet data in system memory. All internal registers, as well as the descriptors, address pointers or interrupt vectors are handled with little endian byte ordering.



1 able 4-3 = Example for index by Endian with BNO = 3	Table 4-3	Example for little/big Endian with BNO = 3
---	-----------	--

BNO		Little I	Endian		Big Endian					
3	-	Byte 2	Byte 1	Byte 0	Byte 0	Byte 1	Byte 2	-		

Table 4-4Example for little big Endian with BNO = 7

BNO		Little I	Endian		Big Endian					
7	Byte3	Byte 2	Byte 1	Byte 0	Byte 0	Byte 1	Byte 2	Byte3		
	-	Byte 6	Byte 5	Byte 4	Byte 4	Byte 5	Byte 6	-		

4.3.7 Transmission Bit/Byte Ordering

Data is transmitted beginning with byte zero in increasing order. Vice versa data received is stored starting with byte zero. The position of byte zero depends on the selected endian mode.

Each byte itself consists of eight bits starting with bit zero (LSB) up to bit seven (MSB). Data on the serial line is transmitted starting with the LSB. The first bit received is stored in bit zero.

4.4 Buffer Management

4.4.1 Internal Receive Buffer

The internal receive buffer provides buffering of frame data and status between the protocol handler and the receive data management units. Internal buffers are essential to avoid data loss due to the PCI bus latency, especially in the presence of multiple devices on the same PCI bus, and to enable a minimized bus utilization through burst accesses.

The incoming data from the protocol handler is stored in a receive central buffer shared by all the 256 channels. The buffer is written by the protocol handler every time a complete DWORD is ready or the last byte of a frame has been received. Each channel has an individual programmable threshold code, which determines after how many DWORDs a data transfer into the shared memory is generated. The threshold therefore defines the maximum burst length for a particular channel in receive direction. A data transfer is also requested as soon as a frame end has been reached. Programming the burst length to be greater than 1 DWORD avoids too frequent accesses to the PCI bus, thereby optimizing use of this resource.

For real time channels with lowest possible latency (example: constant bit rate) a value of one DWORD can be selected for the burst length.



The total size of the internal receive buffer is 12 kByte. If all the 256 channels are active, the average burst threshold should be programmed with 8 DWORDs, so that 4 DWORDs are available on the average to compensate for PCI latency and avoid data loss. However if less than 256 channels are active or if only 64 KBit/s channels are used, the burst threshold may be programmed to a higher value. In other words, the sum of all channel thresholds shall not exceed the maximum receive buffer locations.

In order to prevent an overload condition from one particular channel (e.g. receiving only small or invalid frames), the receive buffer provides the capability to delete frames which are smaller or equal than a programmable threshold. All frames that have been dropped will be counted and an interrupt vector will be generated as soon as a programmable threshold has been reached. The actual value of the counter can be read in the small frame dropped counter register.






Figure 4-7 Receive Buffer Thresholds

For performance monitoring the receive buffer provides the capability to monitor the receive buffer utilization and to generate interrupts when certain fill thresholds have been reached.

4.4.2 Internal Transmit Buffer

The internal transmit buffer with a total size of 32 kByte stores protocol data before it is processed by the protocol machine. The transmit buffer is essential to ensure that enough data is available during transmission, since PCI latency and usage of multiple



channels limit access to system memory for a particular channel. A programmable transmit buffer size and two programmable threshold are configurable by the host CPU for each channel.

Note: The sum of both thresholds must be smaller than the transmit buffer size of a particular channel.




Figure 4-8 Transmit Buffer Thresholds

The threshold values have the following effect:

• Data belonging to one channel stored in the internal transmit buffer will only be transferred to the protocol machine when the transmit forward threshold is reached or if a complete frame is stored inside the transmit buffer. This mechanism avoids data underrun conditions.



- As long as the amount of data stored in the transmit buffer is below the transmit refill threshold the data management unit will keep filling the buffer by initiating PCI burst transfers.
- Note: Since there is a delay between the time the transmit buffer requests data from the data management unit and the time the data management unit serves the request, the actual number of empty locations may be higher than the transmit refill threshold. To determine the maximum PCI burst length an additional parameter is available which limits these requests up to a maximum of 64 DWORDs.

4.5 Protocol Description

The protocol machines provide protocol handling for up to 256 channels. The protocol machines implement 4 modes, which can be programmed independently for each channel: HDLC, bit-synchronous PPP, octet-synchronous PPP and transparent mode A.

The configuration of each logical channel is programmed via the PCI bus and will be stored inside the protocol machines. Furthermore the current state for the protocol processing (CRC check, 1 bit count,...) is also stored inside the protocol machines.

Each protocol machine (receive, transmit) handles a maximum of 256 channels and a maximum aggregate bit rate of up to 45 Mbit/s.

4.5.1 HDLC Mode




Figure 4-9 HDLC Frame Format

The frame begin and frame end synchronization is performed with the flag character $7E_{H}$. Shared opening and closing flag is supported in receive direction and can be programmed in the channel configuration register for transmit direction. Shared '0' bit between two flags is only supported in receive direction. Interframe time-fill can be programmed to either flag $7E_{H}$ or FF_H indicating idle.

In receive operation, prior to Frame check sum (FCS) computation, any '0' bit that directly follows five contiguous '1' bits is discarded. When closing flag is recognized, a CRC check, octet boundary check, MFL (maximum frame length) check, a short frame check and an additional small frame check are performed. Short frames have less than 4 octets if CRC16 is used or less than 6 octets if CRC32 is used. An aborted frame is recognized if 7 or more '1's are received.

In transmit operation after the CRC computation a '0' bit is inserted after every sequence of five contiguous '1' bits. When frame end is indicated in the belonging transmit descriptor the calculated CRC is transmitted and a flag is generated. If an underrun



occurs in the internal transmit buffer (because of PCI latency e.g.) an abort sequence with 7 '1's is transmitted and an underrun interrupt is generated. The abort sequence is also generated if the host CPU resets or aborts a channel during the transmission of a frame.

An invert option is provided to invert all the data output or data input between serial line and protocol machines or vice versa.

The following CRC modes are supported:

- 16 bit CRC $1+x^5+x^{12}+x^{16}$
- 32 bit CRC $1+x+x^2+x^4+x^5+x^7+x^8+x^{10}+x^{11}+x^{12}+x^{16}+x^{22}+x^{23}+x^{26}+x^{32}$

Optionally CRC transfer and check can be disabled.

4.5.2 Bit Synchronous PPP with HDLC Framing Structure

Flag	Address	Control	Protocol	Information	Deddina	FCS	Flag
0111 1110	1111 1111	0000 0011	8/16 bits	information	Padding	16/32 bits	0111 1110

Figure 4-10 Bit Synchronous PPP with HDLC Framing Structure

Same as HDLC. The handling of the abort sequence differs from that in HDLC mode. If $7E_H$ is programmed as interframe time fill character, the abort sequence consists of 7 "1"s. If FF_H is programmed as interframe time fill character, the abort sequence consists of 15 "1"s.

The same programmable parameters as in HDLC mode apply to bit synchronous PPP.

4.5.3 Octet Synchronous PPP

This mode uses a frame structure similar to the bit synchronous PPP mode. The frame begin and end synchronization is performed with the flag character ($7E_H$). Use of a shared opening and closing flag is supported if programmed in the channel configuration register. Use of a shared '0' bit between two flags is not supported. A 16 or 32 bit CRC is computed over all service data read from the transmit buffer and appended to the end of the frame.

The octet synchronous PPP mode uses octet stuffing instead of '0' bit stuffing in order to replace control characters used by intervening hardware equipment. This allows transparent transmission and also recognition and removal of spurious characters inserted by such equipment.

A 32 bit per channel asynchronous control character map (ACCM) specifies characters in the range 00_{H} -1F_H to be stuffed/destuffed in service data and FCS field. In addition, the DEL control character (7F_H) and any of 4 ACCM extension characters stored in a programmable 32 bit register can be selected for character stuffing/destuffing. When a



character specified to be mapped is found in service data or the FCS field, it is replaced by a 2 octet sequence consisting of $7D_H$ (Control Escape) followed by the character EXORed with 20_H (e.g. 13_H is mapped to $7D_H 33_H$). In addition to the per channel specification of characters to be mapped, the control escape sequence $7D_H$ and $7E_H$ in the service data stream are always mapped. Opening and closing flags are not affected.

The abort sequence consists of the control escape character followed by a flag character 7E $_{\rm H}$ (not stuffed).

Between two frames, the interframe time fill character is always $7E_{H}$.

If in the transmit direction a data underrun occurs during transmission of a frame and the frame has not finished, an abort sequence is automatically sent (escape character followed by a flag) and an underrun interrupt vector will generated. If the transmit buffer indicates an empty condition for a channel between two frames (idle or interframe fill), the protocol machine will continue to send interframe time fill characters. Also an abort sequence will be generated if a channel is reset or an abort command is issued during transmission of a frame.

The following CRC modes are supported:

- 16 bit CRC $1+x^5+x^{12}+x^{16}$
- 32 bit CRC $1+x+x^2+x^4+x^5+x^7+x^8+x^{10}+x^{11}+x^{12}+x^{16}+x^{22}+x^{23}+x^{26}+x^{32}$

CRC computation/check or removing can be disabled.

4.5.4 Transparent Mode

When programmed in transparent mode, the protocol machine performs fully transparent data transmission/reception without HDLC framing, i.e. without

- Flag insertion/removing
- CRC generation/CRC check
- Bit stuffing/destuffing (0 bit insertion/removal).

An option 'Transparent Mode Pack' is provided to support subchanneling. If subchanneling is used (logical channels of less than 64 kbit/s), masked bits in the protocol data are set high and each bit in shared memory maps directly to enabled (not masked) bits on the serial line. Otherwise they contain protocol data, that is each byte in shared memory maps directly to a time slot.

A programmable transparent flag can be programmed which will be inserted between payload data or is removed during reception of a payload data.

An invert option is provided to invert the outgoing or incoming data stream.

4.6 T1 Framer and FDL Function

The T1 framer includes frame alignment, CRC-6 check/generation, facility data link (FDL) support and bit error rate test. Three modes can be programmed for each T1 link: F4, ESF (F24), SF (F12).



4.6.1 4-Frame Multiframe

The allocation of the FT bits (bit 1 of frames 1 and 3) for frame alignment signal is shown in **Table 4-5**.

The FS bit may be used for signaling.

Remote alarm (yellow alarm) is indicated by setting bit(2) to '0' in each channel.

Table 4-54-Frame Multiframe Structure.

Frame Number	F _T	Fs
1	1	
2	_	Service bit
3	0	
4	_	Service bit

Synchronization Procedure

For multiframe synchronization, the terminal framing bits (FT bits) are observed. The synchronous state is reached if at least one terminal framing candidate is definitely found, or the synchronizer is forced to lock onto the next available candidate (RCMDR.FRS).



4.6.2 ESF Mode

The ESF multiframe consists of 24 consecutive frames. The first bit of each frame (F bit) is used as frame alignment, data link channel and CRC-6 channel (see **Table 4-6**).

	F bits			
Frame number	Superframe bit number	Framing Pattern Sequence (FPS)	Data link (DL)	Cyclic redundancy check (CRC-6)
1	0	-	m	-
2	193	-	-	c1
3	386	-	m	-
4	579	0	-	-
5	772	-	m	-
6	965	-	-	c2
7	1158	-	m	-
8	1351	0	-	-
9	1544	-	m	-
10	1737	-	-	c3
11	1930	-	m	-
12	2123	1	-	-
13	2316	-	m	-
14	2509	-	-	c4
15	2702	-	m	-
16	2895	0	-	-
17	3088	-	m	-
18	3281	-	-	c5
19	3474	-	m	-
20	3667	1	-	-
21	3860	-	m	-
22	4053	-	-	c6

Table 4-6 ESF Multiframe Structure



23	4246	-	m	-
24	4439	1	-	-

Frame 1 is transmitted first. Bit 1 (most significant bit) of each frame is transmitted first.

4.6.2.1 Multiframe Synchronization Procedure of the Receiver

The F-bit of every fourth frame forms the pattern 001011. This multiframe alignment allows to identify where each particular frame is located within the multiframe in order to extract the cyclic redundancy check code (CRC-6) and the data link information.

In the synchronous state two errors within 4 or 5 framing bits, two or more erroneous framing bits within one ESF multiframe or 4 consecutive errored multiframes will lead to the asynchronous state.

There are two multiframe synchronization modes selectable via RFMR.SSP:

- In the synchronous state, the setting of RCMDR.FRS resets the synchronizer and initiates a new frame search. The synchronous state will be reached again, if there is only one definite framing candidate. In the case of repeated apparent simulated candidates, the synchronizer remains in the asynchronous state. In asynchronous state, setting bit RCMDR.FRS induces the synchronizer to lock onto the next available framing candidate if there is one. At the same time the internal framing pattern memory will be cleared and other possible framing candidates are lost.
- In the synchronous state, the setting of RCMR.FRS resets the synchronizer and initiates a new frame search. Synchronization is achieved if there is only one definite framing candidate AND the CRC-6 checksum is received without an error. If the CRC-6 check failed on the assumed framing pattern the TE3-CHATT will stay in the asynchronous state, searching for an alternate framing pattern.

In case no alternate framing pattern can be found, setting bit RCMDR.FRS starts a totally new multiframe search. At the same time the internal framing pattern memory will be cleared and other possible framing candidates are lost.

4.6.2.2 CRC-6 Generation / Check according to ITU-T G.706

Generation

In calculating the CRC-6 bits, the F-bits are replaced by binary 1s. All information in the other bit positions will be identical to the information in the corresponding multiframe bit positions.

The CRC-6 bit sequence c1, c2, c3, c4, c5, c5 and c6 calculated on multiframe N is transmitted in multiframe N+1. This CRC polynomial is defined as the remainder after



multiplication by x6 and then division (modulo 2) by the generator polynomial x6+x+1 of the polynomial corresponding to multiframe N. The first check bit c1 is the most significant bit of the remainder; the last check bit c6 is the least significant bit of the remainder.

Check

At the receiver, the received multiframe, with each F-bit having first been replaced by a binary 1, is acted upon by the multiplication/division process described above. The resulting remainder is compared on a bit-by-bit basis, with the CRC-6 check bits contained in the subsequently received multiframe.

In synchronous state a received CRC-6 error may generate an interrupt status and will increment a CRC-6 counter.

4.6.2.3 Remote Alarm (Yellow Alarm) Generation / Detection

Generation

If TFMR.AXRA=1, the remote alarm sequence will be automatically sent in the outgoing data stream when the receiver is in asynchronous state (FRS.LFA bit is set). Remote Alarm is also sent unconditionally when TCMDR.XRA='1'. ESF RA is sent by repeating the pattern '1111 1111 0000 0000' in the Data Link (DL).

Detection

Remote Alarm (yellow alarm) is detected and flagged with bit FRS.RRA when the pattern '1111 1111 0000 0000' is received in the DL bits if RFMR.SRAF=0. If RFMR.SRAF=1, yellow alarm is detected when every bit2 of each time slot is 0. If RFMR.RRAM is set, Remote Alarm can be detected even in the presence of BER 1/1000. FRS.RRA will be reset automatically when the alarm condition is no longer detected.

4.6.2.4 Facility Data Link

The Facility Data Link (FDL) contains bit oriented messages (priority or command/ response) or HDLC-based message oriented signals that are processed by a HDLC machine. Each T1 port has its dedicated FDL controller. In HDLC mode CRC16 is supported. Additionally one or two byte address comparison is supported.

Note: CAS - BR (Channel Associated Signalling - bit robbing) is not supported. The protocol machines support access to 56 kBit/s or 64 kBit/s data channels with their bit masking function. If CCS (Common Channel Signalling) is used, the corresponding channel (usually time slot 24) is handled as a standard data time slot by the HDLC/PPP machine and the data is transferred via the PCI bus.



In transmit and receive direction 64 byte deep FIFOs divided into two pages of 32 bytes are provided for the intermediate storage of data between the HDLC machine and the CPU interface.

Receive Signaling Controller

Each of the signaling controllers may be programmed to operate in various signaling modes. The TE3-CHATT will perform the following signaling and data link methods on the DL-Channel of the ESF format:

HDLC/SDLC Access

In case of common channel signaling the signaling procedure HDLC/SDLC will be supported. The signaling controller of the TE3-CHATT performs the flag detection, CRC checking, address comparison and zero bit-removing. Depending on the selected address mode, the TE3-CHATT may perform a 1 or 2 byte address recognition. If a 2-byte address field is selected, the high address byte is compared with two individually programmable values in register RAH. Buffering of receive data is done in the RFIFO. Refer also to **Chapter 4.8.1**.

Transparent Access

In signaling controller transparent mode, fully transparent data reception without HDLC framing is performed, i.e. without flag recognition, CRC checking or bit-stuffing. This allows the user specific protocol variations.

Bit Oriented Messages in ESF-DL Channel

The TE3-CHATT supports the DL-channel protocol for ESF format according to ANSI T1.403 specification or according to AT&T TR54016. The Bit Oriented Message (BOM) receiver may be switched on/off separately. If the TE3-CHATT is used for HDLC formats only, the BOM receiver has to be switched off. If BOM-receiver has been switched on, an automatic switching between HDLC and BOM mode is enabled. If eight or more consecutive ones are detected, the BOM mode is entered. Upon detection of a flag in the data stream, the TE3-CHATT switches back to HDLC-mode. In BOM-mode, the following byte format is assumed (the left most bit is received first). 11111110xxxxxx0

The TE3-CHATT uses the FF_H byte for synchronization, the next byte is stored in RFIFO (first bit received: LSB) if it starts and ends with a '0'. Bytes starting or ending with a '1' are not stored. If there are no 8 consecutive one's detected within 32 bits and the TE3-CHATT is currently in the BOM mode, an interrupt is generated. However, byte sampling is not stopped.

Transmit Signaling Controller

Similar to the receive signaling controller the same signaling method is provided. The TE3-CHATT will perform the following signaling and data link methods on the DL-channel of the ESF format:



• HDLC access

The transmit signaling controller of the TE3-CHATT performs the FLAG generation, CRC generation, zero bit-stuffing and programmable IDLE code generation. Buffering of transmit data is done in the 2x32 byte deep transmit FIFO. The signaling information will be internally multiplexed with the data applied to the outgoing ports.

• Transparent/BOM mode

In signaling controller transparent mode, fully transparent data transmission without HDLC framing is performed. Optionally the TE3-CHATT supports the continuous transmission of the XFF.XFIFO contents with a maximum of 32 bytes.

Operating in HDLC or BOM mode "flags" or "idle" may be transmitted as interframe timefill.



4.6.3 SF Mode

The SF multiframe consists of 12 consecutive frames. The first bit of each frame (F-bit) the TE3-CHATTis used as frame alignment (see following table).

	F-bits		
Frame number	Superframe bit number	Terminal Framing (Ft)	Signaling Framing (Fs)
1	0	1	-
2	193	-	0
3	386	0	-
4	579	-	0
5	772	1	-
6	965	-	1
7	1158	0	-
8	1351	-	1
9	1544	1	-
10	1737	-	1
11	1930	0	-
12	2123	-	0

Table 4-7 SF Multiframe Structure

The Fs-bits are used to get a higher synchronization probability but no CAS - BR (Channel Associated Signalling - bit robbing) is supported. Only frame alignment is provided in this mode.

4.6.3.1 Synchronization Procedure of the Receiver

In the synchronous state terminal framing (Ft-bits) and multiframing (Fs-bits) are observed, independently. Further reaction on framing errors depends on the selected synchronization/resynchronization procedure (via bit RFMR0.SSP):

0 Terminal frame and multiframe synchronization are combined. Two errors within 4/5/6 Ft-bits or two errors within 4/5/6 in Fs-bits (via bits RFMR.SSC) will lead to the asynchronous state for terminal framing and multiframing. Additionally to the bit FRS.LFA, loss of multiframe alignment is reported via bit FRS.LMFA. The resynchronization procedure starts with synchronizing upon the terminal framing. If the pulseframing has been regained, the search for



multiframe alignment is initiated. Multiframe synchronization has been regained after two consecutive correct multiframe patterns have been received.

1 Terminal frame and multiframe synchronization are separated. Two errors within 4/5/6 terminal framing bits will lead to the same reaction as described above for the 'combined' mode. Two errors within 4/5/6 multiframing bits will lead to the asynchronous state only for the multiframing. Loss of multiframe alignment is reported via bit FRS.LMFA. The state of terminal framing is not influenced. Now, the resynchronization procedure includes only the search for multiframe alignment. Multiframe synchronization has been regained after two consecutive correct multiframe patterns have been received.

4.6.3.2 Remote Alarm (Yellow Alarm) Generation / Detection

There are two possibilities of remote alarm (yellow alarm) indication:

- Bit 2 = '0' in each time slot of the frame, selected with bit R/TFMR.SRAF = 0
- The last bit of the multiframe alignment signal (bit 1 of frame 12) changes from '0' to '1', selected with bit R/TFMR.SRAF = 1.

Generation

If TFMR.AXRA=1, the remote alarm sequence will be automatically sent in the outgoing data stream when the receiver is in asynchronous state (FRS.LFA bit is set). Remote Alarm is also sent unconditionally when TCMDR.XRA = 1.

Detection

Remote alarm (yellow alarm) is detected and flagged with bit FRS.RRA which will be reset automatically when the alarm condition is no longer detected.



4.6.4 Common Features for SF and ESF

4.6.4.1 AIS (Blue Alarm) Generation/Detection

Generation

The alarm indication signal is an all one unframed signal and will be transmitted if enabled via bit TCMDR.XAIS.

Detection

The detection of AIS is done, if 2 or less '0's are detected in a multiframe. This condition is flagged by bit FRS.AIS. AIS detection can also only be enabled in asynchronous state by bit RFMR0.AIS3. In this case AIS is indicated if three or less zeros within a time interval of 12 frames (in SF mode), or if five or less zeros within a time interval of 24 frames (ESF mode) are detected in the received bit stream.

4.6.4.2 Loss of Signal (Red Alarm) Detection

The TE3-CHATT can be programmed to satisfy the different definitions for detecting Loss of Signal (LOS) alarms in ITU-T G.775 and AT&T TR54016. Loss of signal is indicated by a flag in the receive framer's status register (FRS.LOS). In addition, a 'Loss of Signal Status' interrupt vector is generated, if not masked.

LOS detection and recovery conditions are set by a flag RFMR.LOSR and the two parameters PCD and PCR.

Detection

'Loss of Signal' alarm will be generated, if the incoming data stream has no pulses (no '1') for a certain number N of consecutive bits. 'No pulse' in the receive interface means a logical zero octet on receive data inputs. The number N can be set via register PCD and is calculated as 8*(PCD+1).

Recovery

The recovery procedure starts after detecting a logical '1' in the received bit stream. The value via register PCR defines the number of pulses, which must occur during the time interval 8*(PCD+1), to clear the LOS alarm.

Additionally, if selected via RFMR.LOSR, any pulse density violation resets the measurement interval. I.e. in addition to the basic pulse density required for recovery, a density of at least N '1's in every N+1 octets (0 < N < 24) is required during 8*(PCD+1) bit intervals.



4.6.4.3 In-Band Loop Generation and Detection

The TE3-CHATT generates and detects a framed or unframed in-band loop up/actuate (00001) and down/deactuate (001) pattern according to ANSI T1.403 even in the presence of bit error rates as high as 1/100. Replacing the transmit data with the in-band loop codes is done by TCMDR.XLD / XLU for actuate or deactuate loop code.

The CPU must reset this bit to 0 for normal operation (no loop-back code). The TE3-CHATT also offers the ability to generate and detect a flexible in-band loop up/actuate and down/deactuate pattern. The loop up and down pattern is individual programmable in the Loop Code Register from 5 to 8 bits in length.

Status and interrupt-status bits will inform the user whether Loop Actuate- or Deactuate code was detected, but the CPU must activate the loop-back.

4.6.4.4 Pulse Density Detection

The framer examines the receive data stream of each port on the pulse density requirement defined by ANSI T1. 403. More than 15 consecutive zeros or less than N ones in each and every time window of 8(N+1) data bits, where N=23 will be detected. Violations of these rules are indicated by setting the status bit FRS.PDEN. Moreover the PDEN bit in the interrupt vector will be set.

4.6.4.5 Error Performance Monitoring

The TE3-CHATT supports the error performance monitoring by detecting following alarms in the received data.

- Framing errors
- CRC errors
- Loss of frame alignment
- · Loss of signal
- Alarm indication signal

Loss of frame alignment, Loss of signal and AIS are indicated with interrupt status bits. With a programmable interrupt mask (register IMR) all these error events could generate an Errored Second interrupt (ES) if enabled. Additionally a one Second interrupt could be generated to indicate that the ES interrupt has to be read. If the ES interrupt is set the enabled alarm status bits or the error counters have to be examined.

The following counters are implemented in the T1 framer:

- Framing Error Counter: This counter will be incremented when incorrect FT and FS bits in SF mode or incorrect FPS bits in ESF format are received. Framing errors will not be counted during asynchronous state.
- CRC Error Counter (Only ESF mode): The counter will be incremented when a multiframe has been received with a CRC error. CRC errors will not be counted during asynchronous state.



• Errored block counter: This counter will be incremented, if a multiframe has been received with framing errors or CRC errors (ESF only).

Clearing and updating of the counters is done according to bit RFMR1.ECM. If this bit is reset, the error counter is permanently updated. Reading of actual error counter status is always possible. The error counters are reset by reading the corresponding status register. If RFMR1.ECM is set, every second the error counter will be latched and then automatically reset. The latched error counter state should be read within the next second.

4.6.4.6 Pseudo-random Bit Sequence Generator and Monitor

A Pseudo-random bit sequence (PRBS) generator and monitor according to ITU O.151 can be activated for one particular logical channel. The PRBS pattern type can be selected as 2¹⁵-1 or 2²⁰-1 via R/TPRBSC.PRP. Moreover, the number of the time slots which should be used for PRBS can be defined in R/TPTSL register.

Additionally a fixed pattern can be programmed via registers R/TFPR0 and R/TFPR1 with length up to 32 bit to be defined in R/TPRBSC.FPL.

The PRBS monitor searches synchronization on the inverted and non-inverted PRBS pattern. The current synchronization status is reported in status and interrupt status registers. Each PRBS bit error will increment an error counter. An additional counter will accumulate the total number of received bits. Synchronization will be reached within 400 ms with a probability of 99.9% and a BER of 1/10.

4.7 E1 Framing and Signaling

The operating mode of the TE3-CHATT is selected by programming the carrier data rate and characteristics, multiframe structure, and signaling scheme.

The TE3-CHATT implements the standard framing structures for E1 or PCM 30 (CEPT, 2048 Kbit/s) carriers. The internal HDLC controller supports signaling procedures like signaling frame synchronization/synthesis and signaling alarm detection in all framing formats.

Summary of E1- Framing Modes:

- Doubleframe format according to ITU-T G. 704.
- Multiframe format according to ITU-T G. 704 CRC-4 processing according to ITU-T G. 706.
- Multiframe format with CRC-4 to non CRC-4 interworking according to ITU-T G. 706.

After reset, the TE3-CHATT is switched into doubleframe format automatically. Switching between the framing formats is done via bit T/RFMR.FM



4.7.1 Doubleframe Format

The framing structure is defined by the contents of time-slot 0 (refer to Table 4-8).

Table 4-8 Allocation of Bits 1 to 8 of Time slot 0

Bit Alternate Number Frames	1	2	3	4	5	6	7	8
Frame Containing the Frame Alignment Signal	Si	0 Frame	0 Alignme	1 ent Sign	1 al	0	1	1
Frame not Containing the Frame Alignment Signal	Si	1 2)	A 3)	S _{a4}	S _{a5}	S _{a6}	S _{a7}	S _{a8}

1) Si-bits:

Reserved for international use.-They are fixed to '1'.

²⁾ Fixed to '1'. Used for synchronization.

- ³⁾ Remote alarm indication: In undisturbed operation '0'; in alarm condition '1'.
- 4) S_a-bits:

Reserved for national use. If not used, they should be fixed at '1'. Access to received information via registers RSAW1-3. Transmission via registers XSAW1-XSAW3. HDLC signalling in bits $S_{a4} - S_{a8}$ is selectable.

4.7.1.1 Synchronization Procedure of the Receiver

Synchronization status is reported via bit FRS.LFA. Framing errors are counted by the Framing Error Counter (FEC). Asynchronous state is reached after detecting 3 or 4 consecutive incorrect FAS words or 3 or 4 consecutive incorrect service words (bit 2 = 0 in time-slot 0 of every other frame not containing the frame alignment word), the selection is done via bit RFMR.SSC. Additionally, the service word condition can be disabled. When the frame lost its synchronization an status bit FRS.LFA is generated.

In asynchronous state, counting of framing errors will be stopped.

The resynchronization procedure starts automatically after reaching the asynchronous state. Additionally, it may be invoked user controlled via bit RCMDR.FRS (Force Resynchronization: the FAS word detection is interrupted. In connection with the above conditions this will lead to asynchronous state. After that, resynchronization starts automatically).



Synchronous state is established after detecting:

- a correct FAS word in frame n,
- the presence of the correct service word (bit 2 = 1) in frame n + 1,
- a correct FAS word in frame n + 2.

If the service word in frame n + 1 or the FAS word in frame n + 2 or both are not found searching for the next FAS word will be start in frame n + 2 just after the previous frame alignment signal.

Reaching the asynchronous state causes the removal of FSR.LFA and additionally an interrupt vector with LFA bit reset (if not masked). Undisturbed operation starts with the beginning of the next doubleframe.

4.7.1.2 A-bit Access

If the TE3-CHATT detects a remote alarm indication in the received data stream the interrupt status bit FRS.RRA will be set.

By setting TFMR.AXRA the TE3-CHATT automatically transmits the remote alarm bit = 1 in the outgoing data stream if the receiver detects a loss of frame alignment FRS.LFA = 1. If the receiver is in synchronous state FRS.LFA = 0 the remote alarm bit will be reset.

4.7.1.3 S_a-bit Access

The TE3-CHATT allows access to the S_a-bits via registers RSAW1-3 and XSAW1-3.



4.7.2 CRC-4 Multiframe

The multiframe structure shown in **Table 4-9** is enabled by setting TFMR.FM for the transmitter and RFMR.FM for the receiver.

Multiframe : 2 submultiframes = 2 × 8 frames

Frame alignment: refer to Chapter 4.7.1 Doubleframe Format

Multiframe alignment: bit 1 of frames 1, 3, 5, 7, 9, 11 with the pattern '001011'

CRC bits : bit 1 of frames 0, 2, 4, 6, 8, 10, 12, 14

CRC block size: 2048 bit (length of a submultiframe)

CRC procedure: CRC-4, according to ITU-T G.704, G.706

	Sub-	Frame			Bits 1	to 8 d	of the	Frame		
	Multiframe	Number	1	2	3	4	5	6	7	8
Multiframe	I	0	C ₁	0	0	1	1	0	1	1
		1	0	1	А	S_{a4}	S_{a5}	S_{a61}	S _{a7}	S _{a8}
		2	C_2	0	0	1	1	0	1	1
		3	0	1	Α	S _{a4}	S_{a5}	S _{a62}	S _{a7}	S _{a8}
		4	C_3	0	0	1	1	0	1	1
		5	1	1	Α	S_{a4}	S_{a5}	S _{a63}	S _{a7}	S _{a8}
		6	C_4	0	0	1	1	0	1	1
		7	0	1	А	S_{a4}	S_{a5}	S_{a64}	S _{a7}	S_{a8}
	II	8	C_1	0	0	1	1	0	1	1
		9	1	1	Α	S_{a4}	S_{a5}	S _{a61}	S _{a7}	S _{a8}
		10	C_2	0	0	1	1	0	1	1
		11	1	1	А	S_{a4}	S_{a5}	S _{a62}	S _{a7}	S _{a8}
		12	C_3	0	0	1	1	0	1	1
		13	E	1	Α	S _{a4}	S_{a5}	S _{a63}	S _{a7}	S _{a8}
		14	C_4	0	0	1	1	0	1	1
		15	E	1	А	S _{a4}	S_{a5}	S_{a64}	S_{a7}	S _{a8}

Table 4-9 CRC-4 Multiframe Structure

Е

Spare bits for international use. E bits are replaced by XSP.XS13 and XSP.XS15 or automatic transmission for submultiframe error indication.

 S_{a}

^a Spare bits for national use. S_a-bit access via registers RSAW1-3 and XSAW1-3 is provided. HDLC-signaling in bits S_{a4} - S_{a8} is selectable.

 $C_1 \dots C_4$

Cyclic redundancy check bits.

A

Remote alarm indication. Automatic transmission of the A-bit is selectable.



The CRC procedure is automatically invoked when the multiframe structure is enabled. CRC errors in the received data stream are counted by the 16 bit CRC Error Counter CEC (one error per submultiframe, maximum).

Additionally a CRC error interrupt vector with CRC set can be generated if enabled.

4.7.2.1 Synchronization Procedure of the Receiver

Multiframe alignment is assumed to have been lost if doubleframe alignment has been lost (flagged at status bits FRS.LFA and FRS.LMFA). Either edge of these bits will cause an LFA interrupt.

The multiframe resynchronization procedure starts when Doubleframe alignment has been regained which is indicated by a FAS interrupt vector. For Doubleframe synchronization refer to **Chapter 4.7.1**. It may also be invoked by the user by setting bit RFMR.FRS for complete doubleframe **and** multiframe resynchronization.

The CRC checking mechanism will be enabled after the first correct multiframe pattern has been found. However, CRC errors will not be counted in asynchronous state.

The multiframe synchronous state is established after detecting two correct multiframe alignment signals at an interval of $n \times 2$ ms (n = 1, 2, 3 ...). The loss of multiframe alignment flag FRS.LMFA will be reset. Additionally a multiframe alignment status interrupt MFAS is generated on the falling edge of bit FRS.LMFA.

Automatic Force Resynchronization

In addition, a search for Doubleframe alignment is automatically initiated if two multiframe pattern with a distance of $n \times 2$ ms have not been found within a time interval of 8 ms after doubleframe alignment has been regained. The new search for frame alignment will be started just after the previous frame alignment signal.

CRC-4 Interworking Mode

CRC-4 interworking is implemented according to ITU-T G.706 Appendix B. For operational description refer to Figure 4-11.

4.7.2.2 CRC-4 Performance Monitoring

In the synchronous state checking of multiframe pattern is disabled. However, with bit RFMR.ALMF an automatic multiframe resynchronization mode can be activated. If 915 out of 1000 errored CRC submultiframes are found then a false frame alignment will be assumed and a search for double- and multiframe pattern is initiated. The new search for frame alignment will be started just after the previous basic frame alignment signal. The internal CRC-4 resynchronization counter will be reset when the multiframe synchronization has been regained.



4.7.2.3 A-Bit Access

If the TE3-CHATT detects a remote alarm indication (bit 2 in TS0 not containing the FAS word) in the received data stream a RAS interrupt will be generated. With the deactivation of the remote alarm the remote alarm status interrupt with RAS='0' is generated.

By setting TFMR.AXRA the TE3-CHATT automatically transmits the remote alarm bit = '1' in the outgoing data stream if the receiver detects a loss of frame alignment (FRS.LFA = '1'). If the receiver is in synchronous state (FRS.LFA = '0') the remote alarm bit will be reset in the outgoing data stream.






Figure 4-11 CRC-4 Multiframe Alignment Recovery Algorithms



4.7.2.4 S_a-bit Access

Due to signaling procedures using the five S_a -bits $(S_{a4} \ldots S_{a8})$ of every other frame of the CRC-4 multiframe structure, two possibilities of access via the microprocessor are implemented.

• The standard procedure, allows reading/writing the S_a-bit registers RSAW1 to RSAW3 and XSAW1 through XSAW3.

Registers RSAW1-3 contains the service word information of the previously received CRC-4 multiframe or 8 doubleframes (bit slots 4-8 of every service word). These registers will be updated on every multiframe. Optionally TE3-CHATT provides the possibility to check the received S_a -data with the S_a -data received earlier. An interrupt vector is generated on S_a -data change in order to reduce microprocessor bus load.

With the transmit multiframe begin the contents of this registers XSAW1-3 will be copied into shadow registers. The contents will subsequently sent out in the service words of the next outgoing CRC-4 multiframe (or doubleframes). The TXSA interrupt request that these registers should be serviced. If requests for new information will be ignored, current contents will be repeated.

• The extended access via the receive and transmit FIFOs of the signaling controller. In this mode it is possible to transmit / receive a HDLC frame or a transparent bit stream in any combination of the S_a-bits.

S_a-bit Detection according to ETS 300233

Four consecutive received S_a -bits are checked on the by ETS 300233 defined S_a -bit combinations. The TE3-CHATT can be programmed to detect any bit combination on one S_a -bit out of S_{a4} through S_{a8} . Enabling of specific bit combination can be done via register RCR2.SASSM. A valid S_a -bit combination must occur three times in a row. The corresponding status in register RSAW4 will be set. Register RSAW4 is from type "Clear on Read". With any change of state of the selected S_a -bit combinations a 'SSM Data Valid' interrupt vector will be generated.

During the basic frame asynchronous state updating of register RSAW4 and interrupt vector generation is disabled. In CRC-4 multiframe format the detection of the S_a -bit combinations can be done either synchronous or asynchronous to the submultiframe. In synchronous detection mode updating of register RSAW4 is done in the multiframe synch. state. In asynchronous detection mode updating is independent to the multiframe synchronous state.

S_a-bit Error Indication Counters

The S_a-bit error indication counter CRC1 (16 bits) counts either the received bit sequence 0001_B and 0011_B or two user programmable values defined in register VCRC in every submultiframe on a selectable S_a-bit. In the primary rate access digital section CRC errors are reported from the TE via S_{a6}. Incrementing is only possible in the multiframe synchronous state.



The S_a-bit error indication counter CRC2 (16 bits) counts either the received bit sequence 0010_B and 0011_B or two user programmable values defined in register VCRC in every submultiframe on a selectable S_a-bit. In the primary rate access digital section CRC errors detected at T-reference points are reported via S_{a6}. Incrementing is only possible in the multiframe synchronous state.

4.7.2.5 E-Bit Access

Due to signalling procedures, the E-bits of frame 13 and frame 15 of the CRC-4 multiframe can be used to indicate received errored submultiframes:

no CRC error : E = '1'CRC error : E = '0'

Standard Procedure

E-bits of the service word are replaced by values of bit XSP.XS13 and XSP.XS15.

Automatic Procedure

Values programmed in register Status information of received submultiframes is automatically inserted in E-bit position of the outgoing CRC-4 Multiframe without any further interventions of the microprocessor.

In the double- and multiframe asynchronous state the E-bits are set to zero. In the multiframe synchronous state the E-bits are processed according to ITU-T G.704.

Submultiframe Error Indication Counter

The Error Bit Counter counts zeros in E-bit position of frame 13 and 15 of every received CRC-4 multiframe. This counter option gives information about the outgoing transmit line if the E-bits are used by the remote end for submultiframe error indication. Incrementing is only possible in the multiframe synchronous state.



4.7.3 Common Features for E1 Doubleframe and CRC-4 Multiframe

4.7.3.1 Error Performance Monitoring and Alarm Handling

Alarm detection and generation

Alarm Indication Signal:

Detection and recovery is flagged by bit FRS.AIS and the 'Alarm Indication Signal Status' interrupt vector. Transmission is enabled via bit TFMR.XAIS.

Loss of Signal:

Detection and recovery is flagged via bit FRS.LOS and a 'Loss of Signal Status' interrupt vector.

Remote Alarm Indication:

Detection and release is flagged by bit FRS.RRA and a 'Remote Alarm Status' interrupt vector. Transmission is enabled via bit TCMDR.XRA.

Alarm	Detection Condition	Clear Condition
Loss of Signal (LOS)	PCD Register No transitions (log. zero octets) in a programmable time interval of 16 - 512 consecutive pulse periods.	-
Alarm Indication Signal (AIS)	FMR0.ALM = 0: less than 3 zeros in 250 μs and loss of frame alignment declared FMR0.ALM = 1: less than 3 zeros in each of two consecutive double frame periods	FMR0.ALM = 0: more than 2 zeros in 250 μs and frame alignment found FMR0.ALM = 1: more than 2 zeros in each of two consecutive double frame periods
Remote Alarm (RRA)	bit 3 = 1 in time-slot 0 not containing the FAS word	set conditions no longer detected.

Table 4-10 Summary of Alarm Detection and Alarm Release



Automatic remote alarm access

If the receiver has lost its synchronization a remote alarm could be sent if enabled via TFMR.AXRA to the distant end. The remote alarm bit will be automatically set in the outgoing data stream if the receiver is in asynchronous state (FRS.LFA bit is set). In synchronous state the remote alarm bit will be removed.

Error Counter

The TE3-CHATT framer offers four error counters, each of them has a length of 16 bit. They record framing bit errors, CRC-4 bit errors. Updating the buffer is done in two modes:

- one second boundary

- clear on read

In the one second mode an internal one second timer will update these buffers and reset the counter to accumulating the error events. The error counter can not overflow. Error events occurring during reset will not be lost.

Status: Errored Second

TE3-CHATT supports the error performance monitoring by detecting alarms or error events in the received data.

Loss of frame alignment, including alarm indication signal and loss of signal, as well as CRC errors could generate an Errored Second interrupt if enabled.

Second Timer

An one-second timer interrupt could be internally generated to indicate that the enabled alarm status bits or the error counters have to be checked.

4.7.3.2 Loss of Signal Detection

The TE3-CHATT can be programmed to satisfy the different definitions for detecting Loss of Signal (LOS) alarms in ITU-T G.775 and ETS 300233. Loss of signal is indicated by a flag in the receive framer's status register (FRS.LOS). In addition, a 'Loss of Signal Status' interrupt vector is generated, if not masked.

Detection

'Loss of Signal' alarm will be generated, if the incoming data stream has no pulses (no '1') for a certain number N of consecutive pulse periods. 'No pulse' in the receive interface means a logical zero on receive data inputs. The number N can be set via register PCD and is calculated as 8*(PCD+1).



Recovery

The recovery procedure starts after detecting a logical '1' in the received bit stream. The value via register PCR defines the number of pulses, which must occur during the time interval 8*(PCD+1), to clear the LOS alarm.

4.7.3.3 In-Band Loop Generation and Detection

The TE3-CHATT generates and detects a framed or unframed in-band loop up/actuate (00001) and down/deactuate (001) pattern according to ANSI T1.403 with bit error rates as high as 1/100. Replacing the transmit data with the in-band loop codes is done by TCMDR.XLD / XLU for actuate or deactuate loop code.

The CPU must reset this bit to 0 for normal operation (no loop-back code). The TE3-CHATT also offers the ability to generate and detect a flexible in-band loop up/actuate and down/deactuate pattern. The loop up and down pattern is individual programmable in the Loop Code Register from 5 to 8 bits in length.

Status and interrupt-status bits will inform the user whether Loop Up - or Loop Down code was detected, but the CPU must activate the loop-back.

4.7.3.4 Pseudo-random Bit Sequence Generator and Monitor

A Pseudo-random bit sequence (PRBS) generator and monitor according to ITU O.151 can be activated for one particular logical channel. The PRBS pattern type can be selected as 2¹⁵-1 or 2²⁰-1 via R/TPRBSC.PRP. Moreover, the number of the time slots which should be used for PRBS can be defined in R/TPTSL register.

Additionally a fixed pattern can be programmed via registers R/TFPR0 and R/TFPR1 with length up to 32 bit to be defined in R/TPRBSC.FPL.

The PRBS monitor searches synchronization on the inverted and non-inverted PRBS pattern. The current synchronization status is reported in status and interrupt status registers. Each PRBS bit error will increment an error counter. An additional counter will accumulate the total number of received bits. Synchronization will be reached within 400 ms with a probability of 99.9% and a BER of 1/10.



Alarm Simulation

Alarm simulation does not affect the normal operation of the device, i.e. all channels remain available for transmission. However, possible 'real' alarm conditions are not reported to the processor or to the remote end when the device is in the alarm simulation mode.

The alarm simulation is initiated by setting different code words in bit field FMR0.SIM. The following alarms are simulated:

- Loss of Signal
- Alarm Indication Signal (AIS)
- · Auxiliary pattern
- · Loss of pulse frame
- Remote alarm indication
- · Framing error counter
- CRC-4 error counter
- E-Bit error counter

Some of the above indications are only simulated if the TE3-CHATT is configured in a mode where the alarm is applicable (e.g. no CRC-4 error simulation when doubleframe format is enabled).

Setting a code word in bit field FMR0.SIM initiates alarm simulation. Error counting and indication will occurs while this bit is set. After it is reset all simulated error conditions disappear.

4.8 Signaling Controller Protocol Modes

The signalling controller provides access to the data link and S_a bits of the T1/E1 signals and provides access to the far end alarm and control channel (FEAC) and the C-bit parity path maintenance data link channel. It operates in HDLC, BOM or automatic modes.

4.8.1 HDLC Mode

In HDLC mode the transmit signaling controller of the TE3-CHATT performs the FLAG generation, CRC generation, zero bit-stuffing and programmable IDLE code generation. Buffering of transmit data is done in the 2x32 byte deep transmit FIFO. The signaling information will be internally multiplexed with the data applied to the outgoing ports and is inserted in or extracted from the DL-Bits in T1 ESF mode or the S_a -bits in E1 modes. Any sequence of S_a -bits can be specified for protocol insertion.

Shared Flags

The closing flag of a previously transmitted frame simultaneously becomes the opening flag of the following frame if there is one to be transmitted. The Shared Flag feature is enabled by setting XCR1.SF.



CRC check

As an option in HDLC mode the internal handling of received and transmitted CRC checksum can be influenced via control bits RCR1.XCRC and XCR1.DISCRC.

Receive Direction

The received CRC checksum is always assumed to be in the last two bytes of a frame, immediately preceding a closing flag. If RCR1.XCRC is set, the received CRC checksum will be written to RFIFO where it precedes the frame status byte. The received CRC checksum is additionally checked for correctness.

Transmit Direction

If XCR1.DISCRC is set, the CRC checksum is not generated internally. The checksum has to be provided via the transmit FIFO (XFF.XFIFO) as the last two bytes. The transmitted frame will only be closed automatically with a (closing) flag.

The TE3-CHATT does not check whether the length of the frame, i.e. the number of bytes to be transmitted makes sense or not.

Address comparison

An optional address comparison feature forwards all frames which match a programmable address to the receive FIFO. Frames not matching the address are discarded.

If a 2-byte address field is selected, the high address byte is compared with two individually programmable values defined in register RAH. Similarly, two values can be programmed in register RAL for the low address byte. A valid address is recognized when the high byte and the low byte of the address field correspond to one of the compare values. Thus, the TE3-CHATT can be called (addressed) with 4 different address combinations.

In case of a 1-byte address, RAL will be used as compare registers. The HDLC control field, data in the I-field and an additional status byte are temporarily stored in the receive FIFO.

Preamble Transmission

If enabled, a programmable 8-bit pattern XCR1.PBYTE is transmitted with a selectable number of repetitions after interframe time-fill transmission is stopped and a new frame is ready to be sent out.

Zero Bit Insertion is disabled during preamble transmission. To guarantee correct function the programmed preamble value should be different from Receive Address Byte values.



4.8.2 Transparent Mode

In transparent mode, fully transparent data transmission/reception without HDLC framing is performed, i.e. without FLAG generation/recognition, CRC generation/check, or bit-stuffing. This feature can be profitably used e.g for:

- Specific protocol variations
- Test purposes

Data transmission is always performed out of the transmit FIFO (XFF.XFIFO). In transparent mode receive data is shifted into the receive FIFO without protocol processing.

If the transparent mode is selected, the TE3-CHATT supports the continuous transmission of the contents of the transmit FIFO.

After having written 1 to 32 bytes to transmit FIFO, the command HND via the CMDR register forces the TE3-CHATT to repeatedly transmit the data stored in transmit FIFO to the remote end.

The cyclic transmission continues until a reset command (HND. SRES) is issued or with resetting CMDR.XREP, after which continuous '1'-s are transmitted.

4.8.3 BOM Mode

The signalling controller supports the DL channel protocol for ESF format according to ANSI T1.403 or according to AT&T TR54016. The Bit Oriented Message (BOM) receiver can be switched on or off separately. If the signalling controller is used for HDLC formats only, the BOM receiver has to be switched off (RCR1.BRAC = '0'). If HDLC and BOM receiver are switched on, an automatic switching between HDLC and BOM mode is done, which depends on the received bit sequence (01111110_B or 11111111_B). If eight or more consecutive ones are detected, the BOM mode is entered automatically. Upon detection of a flag in the data stream, the FDL-Macro switches back to HDLC-mode.

Once in BOM mode, if eight consecutive ones are not detected in 32 bits, a BOM header error will be declared.

Transmission of BOM data is done via the transparent mode of the signalling controller.

BOM Regular Mode

The following byte format is assumed (the left most bit is received first):

111111110xxxxxx0_B

The signalling controller uses the FF_H byte for synchronization, the next byte is stored in the receive FIFO (first bit received: LSB) if it starts and ends with a '0'. Bytes starting or ending with a '1' are not stored. If there are no 8 consecutive one's detected within 32 bits and the FDL-Macro is currently in the BOM mode, an 'Incorrect Synchronization Format' interrupt vector is generated. However, byte sampling is not stopped.



After detecting an HDLC flag, byte sampling is stopped, the receive status byte marking a BOM frame is stored in the receive FIFO and a 'Receive Message End' interrupt vector is generated.

Byte sampling may be stopped by deactivating the BOM receiver (RCR1.BRAC). In this case the receive status byte marking a BOM frame is added, a 'Receive Message End' interrupt vector is generated and HDLC mode is entered.

BOM Filter Mode

In BOM filter mode the received BOM data is validated and then filtered. If same valid BOM pattern is received for 7 out of 10 patterns, then BOM data is written to the receive FIFO along with the status byte indicating that filtered BOM data was received.

Filtered BOM mode will be exited if one of the following conditions occurs:

- 4 valid BOM patterns are consecutively received but none of these equals the BOM data received earlier.
- 4 times idle pattern is received.
- A HDLC flag is received.

4.8.4 S_a-bit Access

The TE3-CHATT supports the S_a-bit signaling of time-slot 0 of the T1/E1 signals in several ways. The access via registers RSAW and XSAW, capable of storing the information for a complete multiframe, and the most effective one is the access via the receive/transmit FIFOS of the integrated signaling controller.

The extended S_a -bit access gives the opportunity to transmit/receive a transparent bit stream as well as HDLC frames where the signaling controller automatically processes the HDLC protocol.

Data written to the transmit FIFO will subsequently be transmitted in the selected S_a -bit positions. Any combination of S_a -bits can be selected. After the data have been completely sent out an "all ones" or flags will be transmitted. The continuous transmission of a transparent bit stream, which is stored in the XFF.XFIFO, can be enabled.

The access to and from the FIFOs is supported by status and interrupts.

S_a-Bit Detection according to ETS 300233

Four consecutive received S_a -bits are checked on the by ETS 300233 defined S_a -bit combinations. The TE3-CHATT can be programmed to detect any bit combination on one S_a -bit out of S_{a4} through S_{a8} . Enabling of specific bit combination can be done via register RCR2.SASSM. A valid S_a -bit combination must occur three times in a row. The corresponding status in register RSAW4 will be set. Register RSAW4 is from type "Clear on Read". With any change of state of the selected S_a -bit combinations a 'SSM Data Valid' interrupt vector will be generated.



During the basic frame asynchronous state updating of register RSAW4 and interrupt vector generation is disabled. In CRC-4 multiframe format the detection of the S_a -bit combinations can be done either synchronous or asynchronous to the submultiframe. In synchronous detection mode updating of register RSAW4 is done in the multiframe synch. state. In asynchronous detection mode updating is independent to the multiframe synchronous state.

S_a-bit Error Indication Counters

The S_a-bit error indication counter CRC1 (16 bits) counts either the received bit sequence 0001_B or 0011_B or user programmable values in every submultiframe on a selectable S_a-bit. In the primary rate access digital section CRC errors are reported from the TE via S_{a6}. Incrementing is only possible in the multiframe synchronous state.

The S_a-bit error indication counter CRC2 (16 bits) counts either the received bit sequence 0010_B or 0011_B or user programmable values in every submultiframe on a selectable S_a-bit. In the primary rate access digital section CRC errors detected at T-reference points are reported via S_{a6}. Incrementing is only possible in the multiframe synchronous state.

4.8.5 Signalling Controller FIFO Operations

Access to the FIFO's of the signalling controllers is handled via registers RFF and XFF. FIFO status and commands are exchanged using the port status registers PSR and the handshake register HND. Additional facility data link interrupt vectors inform system software about protocol and FIFO status.

Receive FIFO

In receive direction there are different interrupt indications associated with the reception of data:

- A 'Receive Pool Full' (RPF) interrupt vector is indicating that a data block can be read from the receive FIFO and the received message is not yet complete. It is generated, when the amount of data bytes has reached the programmed threshold.
- A 'Receive Message End' (RME) interrupt vector is indicating that the reception of one message is completed. After this interrupt system software has to read the PSR register in order to get the number of bytes stored in the receive FIFO. This number includes the status byte which is written into the receive FIFO as the last byte after the received frame. The status byte includes information about the CRC result, valid frame indication, abort sequence or data overflow. The format of the status byte is shown in the table below:

7	6	5	4		0
SMOD	E(1:0)	BRFO		STAT(4:0)	



- BRFO BOM Receive FIFO Overflow
 - 0 No overflow
 - 1 Receive FIFO overflow
- STAT Receive FIFO Status This bit field reports the status of the data stored in the receive FIFO.

	HDLC mode	BOM MODE
00000 _B	Valid HDLC Frame	BOM Filtered data declared
00001 _B	Receive Data Overflow	BOM data available
00010 _B	Receive Abort	BOM End
00011 _B	Not Octet	BOM filtered data undeclared
00100 _B	CRC Error	BOM header error (ISF, incorrect synchronization format)
00101 _B	Channel Off	

After the received data has been read from the FIFO, the receive FIFO can be released by the CPU by issuing a 'Receive Message Complete' (HND.RMC) command. The CPU has to process a 'Receive Pool Full' interrupt vector and issue the 'Receive Message Complete' command before the second page of the FIFO becomes full. Otherwise a 'Receive Data Overflow' condition will occur. This time is dependent on the threshold programmed (smaller threshold results in shorter time).






Figure 4-12 Interrupt Driven Reception Sequence Example

Transmit FIFO

In the transmit direction after checking the transmit FIFO status by polling the transmit FIFO write enable bit (PSR.XFW) or after a 'Transmit Pool Ready' (XPR) interrupt vector, up to 32 bytes may be written to the transmit FIFO (bit field XFF.XFIFO) by the CPU. Transmission of a frame can be started by issuing a 'Transmit Transparent Frame' (XTF) or 'Transmit HDLC Frame' (XHF) command via register HND. If the transmit command does not include a 'Transmit Message End' indication (HND.XME), the signalling controller will repeatedly request for the next data block by means of a XPR interrupt vector as soon as the transmit FIFO becomes free. This process will be repeated until the local CPU writes the last bytes to the transmit FIFO. The end of message is then indicated per HND.XME command, after which frame transmission is finished correctly by appending the CRC and closing flag sequence. Consecutive frames may share a flag (enabled via bit XCR1.SF) or may be transmitted as back-to-back frames, if service of transmit FIFO is guick enough. In case that no more data is available in the transmit FIFO prior to the arrival of HND.XME, the transmission of the frame is terminated with an abort sequence and the CPU is notified via a 'Transmit Data Underrun' interrupt vector (XDU). The frame may also be aborted per software by setting the XAB bit in the handshake register HND.






Figure 4-13 Interrupt Driven Transmit Sequence Example

Note: Transmit FIFO is 16 bit wide. In the given example writing 32 bytes requires 16 write accesses. Writing 15 byte requires 8 accesses.

4.9 M12 Multiplexer/Demultiplexer and DS2 framer

The M12 multiplexer and the DS2 framer can be operated in two modes:

- M12 multiplex format according to ANSI T1.107
- ITU-T G.747 format

4.9.1 M12 multiplex format

The framing structure of the M12 signal is shown in **Table 4-11**. A DS2 multiframe consists of four subframes. Each subframe combines 6 blocks with 49 bits each. The first bit of each block contains an overhead (OH) bit and 48 information bits. The 48 information bits are divided into four time slots of 12 bits each. The first time slot is



assigned to the 1st tributary DS1 signal, the second time slot is assigned to the 2nd tributary DS1 signal and so forth.

	Subframe			E	Block	1 thr	ough	6 of	a sub	fram	е		
			1	1	2		3		4	ţ	5		6
	1	0 _M	[48]	C ₁₁	[48]	F_0	[48]	C ₁₂	[48]	C ₁₃	[48]	F_1	[48]
DS2-	2	1 _M	[48]	C ₂₁	[48]	F_0	[48]	C ₂₂	[48]	C ₂₃	[48]	F_1	[48]
Multiframe	3	1 _M	[48]	C ₃₁	[48]	F_0	[48]	C ₃₂	[48]	C ₃₃	[48]	F_1	[48]
	4	Х	[48]	C ₄₁	[48]	F_0	[48]	C ₄₂	[48]	C_{43}	[48]	F_1	[48]

Table 4-11 M12 multiplex format

F₀, F₁

 $\rm F_0$ and $\rm F_1$ form the frame alignment pattern. Each DS2 frame consists of eight F-bits, two per subframe in block 3 and 6. $\rm F_0$ and $\rm F_1$ form the pattern '01'. This pattern is repeated in every subframe.

Х

This bit is the forth bit of the multiframe alignment signal and can be set to either '0' or '1'. It is accessible via an internal register.

M_0, M_1, M_X

 $\rm M_0$ and $\rm M_1$ and $\rm M_X$ form the multiframe alignment signal. Each subframe consists of four M-bits and they are located in bit 0 of each subframe. The multiframe alignment signal is '011-'.

C₁₁..C₄₃

The C-bits control the bit stuffing procedure of the multipexed DS1 signals.

[48]

These bits represent a data block, which consists of 48 bits. [48] consists of four time slots of 12 bit and each time slot is assigned to one of four participating DS1 signals.

4.9.1.1 Synchronization Procedure

The integrated DS2 framer searches for the frame alignment pattern '01' and the multiframe alignment pattern in each of the seven DS2 frames which are contained in a DS3 signal. Frame alignment is declared, when the DS2 framer has found the basic frame alignment pattern (F-bit) and the multiframe alignment pattern (M-bit).

Loss of frame is declared, when 2 out of 4 or 3 out of 5 incorrect F-bits are found or when one or more incorrect M-bits are found in 3 out of 4 subframes.



4.9.1.2 Multiplexer/Demultiplexer

Demultiplexer

The demultiplexer extracts four DS1 signals out of each DS2 signal. If two out of three bits of C_{i1} , C_{i2} , C_{i3} are set to '1' the first information bit in the ith subframe and the 6th block which is assigned to the ith DS1 signal is discarded.

The demultiplexer performs inversion of the 2nd and 4th tributary DS1 signal.

Multiplexer

The multiplexer combines four DS1 signals to form a DS2 signal. Stuffing bits are inserted and the C_{i1} -, C_{i2} -, C_{i3} -bits, which are assigned to the ith DS1 signal, are set to '1' in case that not enough data is available.

The 2nd and 4th DS1 signal are automatically inverted in transmit direction.

4.9.1.3 Loopback Control

Detection

Loopback requests encoded in the C-bits of the DS2 signal are flagged when they are repeated for at least five DS2 multiframes. Loops must be initiated by an external microprocessor.

Generation

A loopback request, which is transmitted in lieu of the C-bits, can be placed in each DS2 signal.

4.9.1.4 Alarm Indication Signal

Detection

AIS is declared, when the AIS condition (the received DS2 data stream contains an all '1' signal with less then 3/9 zeros within 3156 bits while the DS2 framer is out of frame) is present within a time interval that is determined by register D2RAP.

Generation

The alarm indication signal is an all '1' unframed signal and will be transmitted if enabled.



4.9.2 ITU-T G.747 format

The multiplexing frame structure is shown in Table 4-12.

Table 4-12 ITU-T G.747 format

	Set	Content	Bit
	I	Frame Alignment Signal 111010000	1 to 9
		Bits from tributaries	10 to 168
·	II	Alarm indication to the remote multiplex equipment	1
		Parity Bit	2
		Reserved	3
ITU-T		Bits from tributaries	4 to 168
G.747 Frame		Justification control bits C _{j1}	1 to 3
Traine		Bits from tributaries	4 to 168
·	IV	Justification control bits C _{j2}	1 to 3
		Bits from tributaries	4 to 168
·	V	Justification control bits C _{j3}	1 to 3
		Bits from tributaries available for justification	4 to 6
		Bits from tributaries	7 to 168

4.9.2.1 Synchronization Procedure

The integrated framer searches for the frame alignment pattern '111010000' in each of the seven frames which are contained in a DS3 signal. Frame alignment is declared, when the framer has found three consecutive correct frame alignment signals. If the frame alignment signal has been received incorrectly in one of the following frames after the receiver found the first correct frame alignment signal a new search is started.

Loss of frame is declared, when four consecutive frame alignment signals have been received incorrectly.

4.9.2.2 Multiplexer/Demultiplexer

Demultiplexer

The demultiplexer extracts three E1 signals from each 6.312 MHz signal. If two out of three bits of C_{j1} , C_{j2} , C_{j3} are set to '1' the available justification bit of the jth E1 signal is discarded.



Multiplexer

The multiplexer combines three E1 signals to form a DS2 signal. Stuffing bits are inserted and the C_{j1} -, C_{j2} -, C_{j3} -bits, which are assigned to the jth E1 signal, are set to '1' in case that not enough data is available.

4.9.2.3 Parity Bit

Detection

The receiver optionally calculates the parity of all tributary bits and compares this value with the received parity bit. Differences are counted in the parity error counter.

Generation

The parity bit is automatically calculated according to ITU-T G.747 or programmable to a fixed value under microprocessor control.

4.9.2.4 Remote Alarm Indication

Detection

Remote alarm is reported when bit 1 of set II changes and when the change persists for at least three multiframes.

Generation

Remote alarm is transmitted in bit 2 of "set II" and can be inserted under microprocessor control.

4.9.2.5 Alarm Indication Signal

Detection

AIS is declared, when the AIS condition (the received DS2 data stream contains an all '1' signal with less then 5/9 zeros within two consecutive multiframes while the DS2 framer is out of frame) is present within a time interval that is determined by register D2RAP.

Generation

The alarm indication signal is an all '1' unframed signal and will be transmitted if enabled.

4.10 M23 multiplexer and DS3 framer

The M23 multiplexer and the DS3 framer can be operated in three modes:



- M23 multiplex format
- C-bit parity format with modified M23 multiplex operation
- C-bit parity format with non-M23 multiplex operation (Full payload rate format)

4.10.1 M23 multiplex format

The framing structure of the M23 multiplex signal is shown in **Table 4-13**. Each DS3 multiframe consists of 7 subframes and each subframe of eight blocks. One block consists of 85 bits, where the first bit is the overhead (OH) bit and the remaining 84 bits are the information bits. The 84 information bits are divided into seven time slots of 12 bits each. The first time slot is assigned to the 1st tributary DS2 signal, the second time slot is assigned to the 2nd tributary DS2 signal and so forth.

	Sub-					Blo	ock 1	thro	bugh	8 of	a su	bfra	ame				
	frame		1		2	:	3		4	ļ	5		6	7	7		8
	1	Х	[84]	F_1	[84]	C ₁₁	[84]	F_0	[84]	C ₁₂	[84]	F_0	[84]	C ₁₃	[84]	F_1	[84]
	2	Х	[84]	F_1	[84]	C ₂₁	[84]	F_0	[84]	C ₂₂	[84]	F_0	[84]	C ₂₃	[84]	F_1	[84]
DS3-	3	Ρ	[84]	F_1	[84]	C ₃₁	[84]	F_0	[84]	C ₃₂	[84]	F_0	[84]	C ₃₃	[84]	F_1	[84]
Multi- frame	4	Ρ	[84]	F_1	[84]	C ₄₁	[84]	F_0	[84]	C ₄₂	[84]	F_0	[84]	C_{43}	[84]	F_1	[84]
	5	M_0	[84]	F_1	[84]	C ₅₁	[84]	F_0	[84]	C ₅₂	[84]	F_0	[84]	C ₅₃	[84]	F_1	[84]
	6	M_1	[84]	F_1	[84]	C ₆₁	[84]	F_0	[84]	C ₆₂	[84]	F_0	[84]	C ₆₃	[84]	F_1	[84]
	7	M_0	[84]	F_1	[84]	C ₇₁	[84]	F_0	[84]	C ₇₂	[84]	F_0	[84]	C ₇₃	[84]	F_1	[84]

Table 4-13 M23 multiplex format

F₀, F₁

 F_0 and F_1 form the frame alignment pattern. Each DS3 frame consists of 28 F-bits, four per subframe in block 2, 4, 6 and 8. F_0 and F_1 form the pattern '1001'. This pattern is repeated in every subframe.

M₀, M

 M_0 and M_1 form the multiframe alignment signal. The M-bit is contained in the OH-bit of the first block in subframe 5,6 and 7. The multiframe alignment signal is '010'.

C₁₁..C₇₃

The C-bits control the bit stuffing procedure of the multipexed DS2 signals.

Р

The P-bits contain parity information and are calculated as even parity on all information bits of the previous DS3 frame. Both P-bits are identical.

Х

The X-bits are used for transmission of asynchronous in-service messages. Both X-bits must be identical and may not change more than once every second.



[84]

These bits represent a data block, which consists of 84 bits.

[84] consists of seven time slots with 12 bits each and they are assigned to one of the seven participating DS2 signals.

4.10.1.1 Synchronization Procedure

The integrated DS3 framer searches for the frame alignment pattern '1001' and when found for the multiframe alignment pattern in each of the seven DS3 subframes. When the multiframe alignment pattern is found in three consecutive DS3 frames while frame alignment is still valid frame alignment is declared. The P-bits and the X-bits are ignored during synchronization.

Loss of frame is declared, when 3 out of 8 or 3 out of 16 incorrect F-bits are found or when one or more incorrect M-bits are found in 3 out of 4 subframes.

4.10.1.2 Multiplexer/Demultiplexer

Demultiplexer

The demultiplexer extracts seven DS2 signals from the incoming DS3 signal. If two or three bits out of C_{i1} , C_{i2} , C_{i3} are set to '1' the first bit following the F_1 bit in the ith subframe which is assigned to the ith DS2 signal is discarded.

Multiplexer

The multiplexer combines seven DS2 signals to form a DS3 signal. If not sufficient data is available for a DS2 signal, it automatically inserts a stuffing bit and sets the bits C_{i1} , C_{i2} , C_{i3} assigned to the ith DS2 signal to '1'.

4.10.1.3 X-bit

The TE3-CHATT provides access to the X-bit of each tributary via an internal registers. Data written to the X-bit register is copied to an internal shadow register which is then locked for one second after each write access.

4.10.1.4 Alarm Indication Signal, Idle Signal

Detection

Alarm indication signal or Idle signal is declared, when the selected signal format was received with less than 8/15 bit errors (selectable via bit D3RAP.AIS) for at least one multiframe. The alarm indication signal can be selected as:

• Unframed all '1's



• Framed '1010' sequence, starting with a binary '1' after each OH-bit. C-bits are set to '0'. X-bit can be checked as '1' or X-bit check can be disabled.

The idle signal is a

• Framed '1100' sequence, starting with a binary '11' after each OH-bit. C-bits are set to '0' in M-subframe 3. X-bit can be checked as '1' or X-bit check can be disabled.

Generation

The alarm indication signal or idle signal will be generated according to the selected signal format. X-bit needs to be set seperately to '1'.

4.10.1.5 Loss of Signal

Detection

Loss of signal is declared, when the incoming data stream contains more than 1022 consecutive '0's.

Recovery

Loss of signal is removed, when two or more ones are detected in the incoming data stream.

4.10.1.6 Performance Monitor

The following conditions are counted:

- Line code violations
- Excessive zeroes
- P-bit errors, CP-bit errors
- · Framing bit errors
- Multiframe bit errors
- · Far end block errors



4.10.2 C-bit parity format

The framing structure of the C-bit parity format is shown in **Table 4-13**. The assignment of the information bits [84] is identical to the M23 multiplex format, but the function of the C-bits is redefined for path maintenance and data link channels.

	Sub-		Block 1 through 8 of a subframe														
	frame		1		2	3	3		4	Ę	5	(6	7	7		8
	1	Х	[84]	F_1	[84]	AIC	[84]	F_0	[84]	N_r	[84]	F_0	[84]	FEAC	[84]	F_1	[84]
	2	Х	[84]	F_1	[84]	DL	[84]	F_0	[84]	DL	[84]	F_0	[84]	DL	[84]	F_1	[84]
DS3-	3	Ρ	[84]	F_1	[84]	СР	[84]	F_0	[84]	СР	[84]	F_0	[84]	СР	[84]	F_1	[84]
Multi-	4	Ρ	[84]	F_1	[84]	FEBE	[84]	F_0	[84]	FEBE	[84]	F_0	[84]	FEBE	[84]	F_1	[84]
frame	5	M_0	[84]	F_1	[84]	DL_{t}	[84]	F_0	[84]	DL_{t}	[84]	F_0	[84]	DL_{t}	[84]	F_1	[84]
	6	M_1	[84]	F_1	[84]	DL	[84]	F_0	[84]	DL	[84]	F_0	[84]	DL	[84]	F_1	[84]
	7	M_0	[84]	F_1	[84]	DL	[84]	F_0	[84]	DL	[84]	F_0	[84]	DL	[84]	F_1	[84]

Table 4-14	C-bit parity format
------------	---------------------

F_0, F_1

 $\rm F_0$ and $\rm F_1$ form the frame alignment pattern. Each DS3 frame consists of 28 F-bits, four per subframe in block 2, 4, 6 and 8. $\rm F_0$ and $\rm F_1$ form the pattern '1001'. This pattern is repeated in every subframe.

M₀, M

 M_0 and M_1 form the multiframe alignment signal. The M-bit is contained in the OH-bit of the first block in subframe 5,6 and 7. The multiframe alignment signal is '010'.

N_r

Reserved. Set to '1' in transmit direction.

AIC

Application Identification Channel.

DL,

The terminal-to-terminal path maintenance data link uses the HDLC protocol. Access to the DL_t bits is possible via the DS3 transmit and receive FIFO.

DL

Reserved. Set to '1' in transmit direction.

FEAC

The alarm or status information of a far end terminal is sent back over the far end and control channel. This bit also contains DS3 or DS1 line loopback requests. Messages are sent in bit oriented mode. Message codes can be accessed via an internal register.

FEBE

The far end block error bits indicate a CP-bit parity error or a framing error. They are used to

monitor the performance of a DS3 signal. Upon detection of either error in the incoming data stream the FEBE-bits are set automatically to '000' in the outgoing direction. Received far end block errors are counted.

СР

The CP-bits are used to carry path parity information and are set to the same value as the P-bits. In receive direction the CP-bits are checked against the calculated parity and differences are counted.

Ρ

The P-bits contain parity information and are automatically calculated as even parity on all information bits of the previous DS3 frame.

Х

The X-bits are used for transmission of asynchronous in-service messages. Both X-bits must be identical and may not change more than once every second. Access to the X-bits is possible via a register.

[84]

These bits represent a data block, which consists of 84 bits. [84] consists of seven time slots with 12 bits each and they are assigned to one of the seven participating DS2 signals.

4.10.2.1 Synchronization Procedure

The integrated DS3 framer searches for the frame alignment pattern '1001' and when found for the multiframe alignment pattern in each of the seven DS3 subframes. Frame alignment is declared when the multiframe alignment pattern is found in three consecutive DS3 frames. The P-bits and the X-bits are ignored during synchronization.

Loss of frame is declared, when 3 out of 8 or 3 out of 16 incorrect F-bits are found or when one or more incorrect M-bits are found in 3 out of 4 subframes.

4.10.2.2 Multiplexer/Demultiplexer

Demultiplexer

The demultiplexer extracts seven DS2 signals from the incoming DS3 signal. Since the DS3 signal is always stuffed the stuffing bit assigned to each DS2 signal is discarded.

Multiplexer

The multiplexer combines seven DS2 signals to form a DS3 signal and automatically inserts a stuffing bit for each DS2 signal.

4.10.2.3 X-bit

The TE3-CHATT provides access to the X-bits via internal registers.



4.10.2.4 Far End Alarm and Control Channel

The far end alarm and control channel is accessible via the signalling controller in BOM mode.

4.10.2.5 Path Maintenance Data Link Channel

The path maintenance data link channel is accessible via the signalling controller in HDLC mode.

4.10.2.6 Loopback Control

Detection

Loopback requests are encoded in the messages of the far end alarm and control channel. The microprocessor has access to the messages as described in Chapter 4.10.2.4.

Generation

A loopback request can be initiated via the far end alarm and control channel.

4.10.2.7 Alarm Indication Signal, Idle Signal

Detection

Alarm indication signal or Idle signal is declared, when the selected signal format was received with less than 8/15 bit errors (selectable via bit D3RAP.AIS) for at least one multiframe. The alarm indication signal can be selected as:

- Unframed all '1's
- Framed '1010' sequence, starting with a binary '1' after each OH-bit. C-bits are set to '0'. X-bit can be checked as '1' or X-bit check can be disabled.

The idle signal is a

• Framed '1100' sequence, starting with a binary '11' after each OH-bit. C-bits are set to '0' in M-subframe 3. X-bit can be checked as '1' or X-bit check can be disabled.

Generation

The alarm indication signal or idle signal will be generated according to the selected signal format. X-bit needs to be set seperately to '1'.



4.10.2.8 Loss of Signal

Detection

Loss of signal is declared, when the incoming data stream contains more than 1022 consecutive '0's.

Recovery

Loss of signal is removed, when two or more ones are detected in the incoming data stream.

4.10.2.9 Performance Monitor

The following conditions are counted:

- · Line code violations
- Excessive zeroes
- P-bit errors, CP-bit errors
- · Framing bit errors
- Multiframe bit errors
- Far end block errors



4.10.3 Full Payload Rate Format

In full payload rate format the DS3 multiframe structure can be selected according to the M13 multiplex structure or the C-bit parity structure. In either case the data blocks [84] carry one continuous data stream which is provided via the tributary interface one.

Multiplexing/Demultiplexing of the data block [84] does NOT apply.

4.11 Test Unit

The test unit of the TE3-CHATT incorporates a test pattern generator and a test pattern synchronizer which can be attached to different test points as shown in **Figure 4-14**. Controlled by a small set of registers it can generate and synchronize to polynomial pseudorandom test patterns or repetitive fixed length test patterns.

Test patterns can be generated in the following modes:

- Framed DS3
- Unframed DS2
- Framed DS2
- Unframed DS1/E1




Figure 4-14 Test Unit Access Points

In pseudorandom test mode the receiver tries to achieve synchronization to a test pattern which satisfies the programmed receiver polynomial. In fixed pattern mode it synchronizes to a repetitive pattern with a programmable length. An all '1' pattern or an all '0' pattern, which satisfies this condition, is flagged. Measurement intervals as well as receiver synchronization can be controlled by the user. When a test is finished an interrupt is generated and the bit count and the bit error count are readable.






Figure 4-15 Pattern Generator

Bit Error Insertion

The test unit provides the optional capability to insert bit errors in the range of 10^{-7} (1 error in 10.000.000 bits) up to 10^{-1} bit errors (1 error in 10 bits).

4.12 Mailbox

The TE3-CHATT contains a mailbox to allow communication between two intelligent peripherals connected to the PCI bus and the local microprocessor bus. The mailbox is organized in two pages of eight registers. The first page is used to store information from the PCI side and to read the information from the local microprocessor side. The second page is used for the opposite direction, from the local microprocessor side to the PCI side. Each page consists of one status register and seven data registers.

The mailbox provides a 'doorbell' capability. In this case an interrupt vector can be generated to inform the addressed intelligent peripheral that new information has been stored in the mailbox. This interrupt vector will be generated on write accesses to the status register of the selected page.

As an **example**, consider when the PCI host system wants to transfer data to an intelligent peripheral. First it loads data into the mailbox data registers MBP2E1 through MBP2E7, and then writes a status information to the mailbox status register MBP2E0. This last action causes an interrupt vector to be written to the interrupt FIFO which is connected to the local bus. The presence of an interrupt vector results in assertion of pin LINT. The intelligent peripheral recognizes the interrupt pin asserted and reads the interrupt vector out of the interrupt FIFO (which results in deassertion of pin LINT), and then reads data from the mailbox data registers.






Figure 4-16 Mailbox Structure

Alternately, consider when an intelligent peripheral connected to the local bus wants to transfer data to the PCI host system. First it loads data into the mailbox data registers MBE2P1 through MBE2P7 and then it writes status information to the mailbox status register MBE2P0. This causes a system interrupt vector to be written to the PCI host system, indicating that valid data is contained in the mailbox data registers.

This interrupt vector will be written to the interrupt queue specified in CONF1.SYSQ and together with this the pin INTA will be asserted. The processor sees the interrupt pin asserted, reads the register GISTA in order to determine the interrupt queue, and then writes a '1' to the interrupt status acknowledge register GIACK to clear the interrupt. Next, it reads the interrupt vector which contains a copy of the mailbox status register and then reads the mailbox data registers.

4.13 Interrupt Controller

Since the TE3-CHATT is divided into the basic functions mailbox, layer one functions (T1/E1 framer, facility data link, M13 multiplexer and DS2/DS3 framer) and layer two protocol functions (HDLC, PPP, TMA), the same partitioning is used for the interrupt handling.

All layer two interrupts (channel, port, system and command interrupts) are handled via an internal interrupt controller which forwards those interrupts to <u>external</u> interrupt queues. This interrupt controller is connected to the PCI interrupt pin INTA.



Mailbox interrupts and layer one interrupts are handled via an internal interrupt FIFO which is connected to the local bus interrupt pin LINT (normal operation). Additionally the interrupts stored in the internal interrupt FIFO can be notified via the PCI interrupt pin INTA.

The TE3-CHATT also provides the capability to bridge the local bus interrupt $\overline{\text{LINT}}$ to the PCI bus.

4.13.1 Layer Two interrupts

All channel interrupts, port interrupts and system interrupts are written in form of interrupt vectors to interrupt queues.

Each interrupt vector has an interrupt source. An interrupt source is either a channel, the port handler or certain device functions (system interrupts). After reset no interrupt vector is generated since port and system interrupts are masked and channels are in their idle state.

Each interrupt source forwards its interrupt vector to the interrupt controller, together with the information in which interrupt queue the vector should be forwarded. The interrupt controller moves the interrupt vector to the selected interrupt queue. Channel interrupts can optionally be forwarded to a dedicated high priority interrupt queue (interrupt queue seven). A programmable interrupt queue high priority mask determines channel interrupts, which shall be forwarded into the high priority interrupt queue instead of queueing them in the selected interrupt queue. This function is available for each interrupt queue.



PEB 3456 E

Functional Description




Figure 4-17 Layer Two Interrupts (Channel, command, port and system interrupts

As soon as the interrupt controller has written an interrupt vector to one of the nine interrupt queues the PCI interrupt pin INTA is asserted. The global interrupt status register indicates in which interrupt queue the interrupt vector can be found. Each of the



nine interrupt queues can be masked. In this case the interrupt pin INTA is not asserted, but the interrupt vector is still written into the assigned interrupt queue.

An interrupt queues is a reserved memory locations in system memory. The TE3-CHATT supports up to eight interrupt queues which are organized in form of ring buffers with a programmable start address and a programmable size per interrupt queue. Additionally there is one fixed sized command interrupt queue where command interrupts are stored. The size of this queue is two times 256 DWORDs (**Figure 4-18**).




Figure 4-18 Interrupt Queue Structure in System Memory

4.13.1.1 General Interrupt Vector Structure

Each interrupt vector is 32 bit wide and contains several subfields, which indicate the interrupt group and depend on the interrupt group the interrupt information. Bit 31 of the interrupt vector is generally set to '1' by the TE3-CHATT and allows the system CPU to clear the bit in order to mark processed interrupts.

Table 4-15	Interrupt Vector Structure	Э
------------	----------------------------	---

31	30	29	28	27	26	24	23	16
1	TYPE	E(1:0)	STYP	E(1:0)	QUEU	E(2:0)	INT(23:	0)

15

INT(23:0)	5		0
		INT(23:0)	

0



TYPF Interrupt type The interrupt vectors are divided into four basic groups, where TYPE determines the interrupt group. A further classification of interrupts is done with the subtype indication. 00_B Command interrupts 01_B Channel interrupts 10⊾ Port interrupts 11_B System interrupts STYPE Interrupt subtype A specific interrupt type is divided into several subtypes. In general STYPE(1) indicates the data path (transmit, receive) generating the interrupt. QUEUE Interrupt queue The interrupt vectors are written into 9 external interrupt queues located in the shared memory. Corresponding to these 9 queues are 9 interrupt queue start addresses and 8 interrupt queue length registers, since the interrupt queue 8 has a fixed length of 2 x 256). INT Interrupt Information

INT itself contains the interrupt information. The meaning of INT is dependent on TYPE and STYPE indication.



4.13.1.2 System Interrupts


•	31	30	29	28	27	26	24				20	19	18	17	16
	1	11	в	00) _B	QUEI	JE(2:0)	0	0	0	MB	RBF	RBEW	RAEW	PB
	15													·	0
							INFO	(15:0)							
N	IB		T m	nicrop	lailbo roces	sor has	rrupt ve written	data t	o the	mailt	oox st				
R	BAF						ess Faile								
			th ir th	ne p nacces ne pro	rotoc ssibili gram	ol ma ty of the imable	r Access chine o e receive threshole arded pa	discar e buff d stor	ded er. Ti ed in	pacl his int regis	kets errup ster R	due t is is BAFT	to sued Γis re	perm as sc eached	anent
R	BEW	,					ue Early		0						
			W	hen	the	receive	· Queue e buffe s interrup	r da	ta tl	hresh	old l	has	been	exc	eeded
R	AEW	,	R	leceiv	e Buf	fer Acti	on Queu	ie Ear	ly Wa	arning	ļ				
			g (F s s	enera RBTH tores	ted, .RBA all re me	when QTH) h equests mory.	er Actior the as been of the This in	receiv exce receiv	re c eded ve bu	data I. The uffer 1	actic recei to for	on c ve bu ward	ueue Iffer a data	thre thre tiction pack	eshold queue ets to
Ρ	В		Ρ	CI Ac	cess	Error									
			s e	oftwar nable	re trie all by	es to rea yte lane	Error'in ad/write s, e.g. th the regis	intern ne aco	al re cess	gister is not	s with a full	n acc 32 b	esses it acc	that o ess. T	do not he bit
١١	IFO						interrup interrupt				a acc	ordin	g to th	ne bit,	which



4.13.1.3 Port Interrupts

Port interrupt vectors indicate the synchronous or asynchronous state of a port. Immediately after enabling both, the port and the port interrupts, port interrupts are generated indicating the synchronous or asynchronous state of a port. After this initial interrupt vector generation, further interrupts are written only when the state of a port changes from synchronous state to asynchronous state or vice versa. Port interrupts are enabled by resetting the corresponding mask bit in register PMR.

Transmit interrupts



PORT Port Number

This bit field identifies the port for which the information in the interrupt vector is valid.

SYN Synchronization achieved

Port has changed from asynchronous state to synchronous state. This interrupt is available for ports configured in T1 or E1 mode. In unchannelized mode there is no synchronous state.

A transmit port changes to the synchronous state, if common transmit frame synchronization is enabled and the number of bits between two synchronization pulses is equal to the number of frame bits of the selected mode or is equal to a multiple of that number. The first CTFS pulse after a port is enabled causes the transmitter to change to the synchronous state.

In case the common transmit frame synchronization is disabled, i.e. the looped timing bit or the CTFS disable bit of a port is set in PMR, the initial asynchronous state will not be left.

ASYN Asynchronous State

The transmitter generates an 'Asynchronous State' interrupt vector if a port has changed from synchronous to asynchronous state. This interrupt is available for ports configured in T1, E1 mode. In



unchannelized mode there is no asynchronous state. In general a port is in asynchronous state when a port is disabled.

A transmit port changes to the asynchronous mode if the number of bits between two synchronization pulses is not equal to a multiple of the number of frame bits of the selected mode

Receive Interrupts

31	30	29	28	27	26		24							17	16	
1	1() _B	00) _B	QU	IEUE(2	:0)	0	0	0	0	0	0	SYN	ASYN	
	•													•		
15											4				0	
0	0	0	0	0	0	0	0	0	0	0	PORT(4:0)					

PORT Port Number

This bit field identifies the port for which the information in the interrupt vector is valid.

SYN Synchronization achieved

Port has changed from asynchronous state to synchronous state. This interrupt is available for ports configured in T1, E1 mode. In unchannelized mode there is no synchronous state.

A receive port changes to the synchronous state, if the number of bits between two synchronization pulses generated by the port related framer is exactly equal to the number of frame bits of the selected mode. The first framer pulse after a port is enabled causes the receive port to change to the synchronous state.

ASYN Asynchronous state

Port has changed from synchronous to asynchronous state. This interrupt is available for ports configured in T1 or E1 mode. In unchannelized mode there is no asynchronous state. In general a port is in asynchronous state when a port is disabled.

A receive port changes to the asynchronous state if the number of bits between two framer synchronization pulses is not equal to the number of frame bits of the selected mode. The synchronization pulses are generated internally by the T1/E1 framer.



4.13.1.4 Channel Interrupts

Channel interrupt are divided into two subtypes:

- Receive Interrupt I and Transmit Interrupt I
- Receive Interrupt II and Transmit Interrupt II

Subtype I contains interrupts which indicate the general status of a channel. These interrupts are not linked to a descriptor.

Subtype II contains interrupts which indicate a channel or packet status that is linked to a descriptor. Each interrupt vector contains a descriptor ID which can be used for tracking purposes.

Receive Interrupt I

		28 27	20 21								
1 01	в	00 _B	QUEUE(2:0)	0	0	0	0	0	0	0	0

15	14	13	12	11				7	0
ROFP	SF	IFFL	IFID	SFD	0	0	0	CHAN(7:0)	

ROFP Receive Buffer Overflow

The 'Receive Buffer Overflow' interrupt vector is generated, when one or more whole frames or short frames or changes of interframe time-fill (HLDC, PPP) or data in general (TMA) has been discarded due to the inaccessibility of the internal receive buffer.

SF Short Frame Detected

The 'Short Frame Detected' interrupt vector is generated, when the receiver detected a frame which length matches the condition defined in CONF1.SFL.

IFFL Interframe Time-fill Flag

The 'Interframe Time-fill Flag' interrupt vector is generated, when the receiver detected a interframe time-fill change from FF_H to $7E_H$.

IFID Interframe Time-fill Idle

The 'Interframe Time-fill Idle' interrupt vector is generated, when the receiver detected a interframe time-fill change from $7E_H$ to FF_H .





SFD	Small Frames Dropped
	The 'Small Frames Dropped' interrupt vector is generated, when the receiver discarded N small frames. The length of small frames is defined in CONF3.MINFL and the threshold value N is defined in register SFDT.
CHAN	Channel Number
	This bit field identifies the channel for which the information in the interrupt vector is valid.

Transmit Interrupt I

31	30	29	28	27	26		24								16	
1	0	1 _B	1(Э _в	QU	JEUE(2	2:0)	0	0	0	0	0	0	0	0	1
15	14							7							0	
UR	FE	0	0	0	0	0	0				CHAN	N(7:0)				

UR Underrun

The 'Underrun' interrupt vector is generated, when the transmit buffer was not able to provide data to the protocol machine transmit. If this happens during transmission of a HDLC or PPP packet, the transmitter will end the already started data packet with an abort sequence.

FE Frame End

The 'Frame End' interrupt vector is generated, when one complete data packet has been transmitted via serial side.

CHAN Channel Number

This bit field identifies the channel for which the information in the interrupt vector is valid.



Receive Interrupt II

	31	30	29	28	27	26		24	23	22	21		16		
	1	01	1 _B	01	1 _B	QU	EUE(2	2:0)	0	0		DESID(5:0)			
	15	14	13	12	11	10	9	8	7				0		
	RHI	RAB	FE	HRAB	MFL	RFOD	CRC	ILEN			CHA	AN(7:0)			
С	HAN		Т	Chann This bi	it fiel	d ide			char	inel 1	for which	the inform	nation in the		
R	HI								rrupt						
		(Receive) Host Initiated Interrupt The '(Receive) Host Initiated' interrupt vector will be issued, if bit RHI i set in a receive descriptor and processing of this descriptor has finished After receiving this interrupt vector, system software can release th descriptor, e.g. put the descriptor into a free pool. Receive Abort													
R	AB		-												
		The 'Receive Abort' interrupt vector is generated, when an incomin data packet is aborted (more than 6 '1' in case of HDLC or more than 1 '1' in case of PPP) or if the receiver got a receive abort command from the system CPU.													
F	Е		F	rame	End										
			fı		has b								ne complete ed in system		
Н	IRAB		F	lold C	ause	d Rec	eive	Abort							
			r		er dise	carde	d the				•	•	ed, when the HOLD bit in		
R	AB, F	IRAB	5	Silent [Disca	rd									
The 'Silent Discard' interrupt vector (bit RAB and HRAB set tog occurs, if two or more frames have been discarded by the receiv to continuous inaccessibility of receive descriptor. This occurs, if r descriptor has HOLD bit set and receiver gets further data packet interrupt vector will be generated for each packet discarded.												receiver due Irs, if receive backets. The			



MFL	Maximum Frame Length Exceeded
	The 'Maximum Frame Length Exceeded' interrupt vector is generated, when the length of a received data packet exceeded the frame length defined in CONF1.MFL.
RFOD	Receive Frame Overflow DMA
	The 'Receive Frame Overflow DMA' interrupt indicates that protocol handler was unable to transfer data to the receive buffer. As soon as receive buffer can store data again, this interrupt is generated.
CRC	CRC Error
	The 'CRC Error' interrupt vector is generated, when the internally calculated CRC and the CRC of a received packet did not match.
ILEN	Invalid Length
	The 'Invalid Length' interrupt vector is generated, when the bit length of received frame was not divisible by 8.

31	30	29	28	27	26		24			21	16
1	0.	1 _B	1'	1 _B	QU	IEUE(2	:0)	0	0	DESID(5:0)	
15	14		12					7			0
THI	TAB	0	HTAB	0	0	0	0			CHAN(7:0)	

Transmit Interrupt II

DESID Descriptor ID

This bit field is a copy of the descriptor ID of the transmit descriptor which is currently in use. It can be used for tracking purposes.

THI (Transmit) Host Initiated Interrupt

The '(Transmit) Host Initiated' interrupt vector is generated, if bit THI is set in a transmit descriptor and processing of this descriptor has finished. After receiving this interrupt vector, system software can release the descriptor, e.g. put the descriptor into a free pool.

TAB Transmit Abort

The 'Transmit Abort' interrupt vector is generated, either when the 'Transmit Abort/Branch' command was given and therefore one frame could not be transmitted completely or when NO and FE were set to 0 in a transmit descriptor and previous frame was incompletely specified.



- HTAB Hold Caused Transmit Abort The 'Hold Caused Transmit Abort' interrupt vector is generated, when data management unit retrieved a transmit descriptor where HOLD was set and FE equals 0. The interrupt will be generated after the data section was transferred completely. After transmission of frame based protocols (HDLC, PPP) protocol machine appends abort sequence due to incomplete packet.
- CHAN Channel Number

This bit field identifies the channel for which the information in the interrupt vector is valid.



4.13.1.5 Command Interrupts

Command interrupts are written to the command interrupt queue (interrupt queue eight).

Transmit Interrupts

	31	30			27										17	16
	1		00	10 _B		0	0	0	0	0	0	0	0	0	TCF	тсс
1						I	1	I	I	I	I		I	1		
	15								7							0
	0	0	0	0	0	0	0	0				CHAN	N(7:0)			

TCF Transmit Command Failed

The 'Transmit Command Failed' interrupt vector is issued, if the command 'Transmit Init' given via register *CSPEC_CMD.XCMD* could not be finished. This happens, when

- •system software tried to allocate more buffer locations for a channel than were available.
- •system software specified thresholds (transmit forward threshold, transmit refill threshold), which were greater than the specified transmit buffer size.
- Note:The sum of both thresholds must be smaller than the transmit buffer size of a particular channel. Erroneous programming does NOT result in the 'Transmit Command Failed' interrupt vector.
- TCC
 Transmit Command Complete

 The 'Transmit Command Complete' interrupt vector is issued after successful completion of commands 'Transmit Init' and 'Transmit Off', which can be issued via register CSPEC_CMD.XCMD.


 CHAN
 Channel Number

This bit field contains the channel number of the affected channel.



Receive Interrupts

RCC



Receive Command Complete The 'Receive Command Complete' interrupt vector is issued after successful completion of commands 'Receive Init' and 'Receive Off', which can be issued via register *CSPEC_CMD.RCMD*.

CHAN Channel Number This bit field contains the channel number of the affected channel.



4.13.2 Layer One Interrupts

All layer one related interrupts, that is interrupts issued by either the T1/E1 framer, the M13 multiplexer and DS2/DS3 framer, the facility data link or the PCI to Local Bus mailbox, are stored in an internal interrupt FIFO which is located inside the TE3-CHATT and can be read from either the local microprocessor or (for test purposes) via the chip internal bridge from the host processor located on the PCI bus.

The T1/E1 framer, the facility data link, the M13 multiplexer and DS2/DS3 framer, and the mailbox forward their specific interrupts to the internal interrupt FIFO. The interrupt FIFO triggers the LINT pin which indicates that there is at least one interrupt vector available. The interrupt FIFO then can be read from either PCI side or local bus side. The interrupt vector contains a coding for the interrupt reason and a last indication when there is no further interrupt vector stored in the internal interrupt FIFO. The interrupts of the internal layer one interrupt FIFO or the local bus interrupt LINT can also be reported via pin INTA.




Figure 4-19 Framer, M13 and Facility Data Link and Mailbox Interrupt Notification



4.13.2.1 General Interrupt Vector Structure

15 14	13 7	6 5	4 0								
LAST STYPE	STATUS(6:0)	MID(1:0)	INFO(4:0)								
LAST	Last indication										
	LAST indicates that at least one mo the internal interrupt FIFO. This bit i		1								
	0 There is at least one more in	terrupt in	the internal interrupt FIFO.								
	1 This interrupt is the last interrupt FIFO.	errupt th	at is stored in the internal								
STYPE	Subtype of interrupt vector										
	This bit is used to indicate different	This bit is used to indicate different subtypes of interrupt v									
STATUS	Interrupt status										
	The interrupt status depends on S ⁻ detailed description of the interrupt										
MID	Module ID										
	The bit field identifies the interrupt s	ource.									
	00 _B T1/E1 Framer Interrupts										
	01 _B Facility Data Link Interrupts										
	10 _B M13 Multiplexer and DS2/DS	S3 frame	Interrupts								
	11 _B Mailbox Interrupt										
INFO	Information										
	The content of this bit field containterrupt, e.g. the affected port.	ains furtl	her information about the								



4.13.2.2 T1/E1 Framer Interrupts

The framer interrupts are divided into type 0 and type I interrupts. The distinction is made in bit 14 of the interrupt vector.

Interrupt Type 0

15	14	13	12	11	10	9	8	7	6	5	4		0
LAST	0	AISS	LOSS	RAS	ES	SEC	LLBS	PRBSS	00	в		PORT(4:0)	

Interrupt Type I

15	14			11	10	9	8	7	6	5	4		0
LAST	1	0	0	T400	CRC	PDEN /AUX	FAS	MFAS	00) _B		PORT(4:0)	

AISS	Alarm Indication Signal Status
	The 'Alarm Indication Signal Status' interrupt vector is generated, whenever the TE3-CHATT detects a change in the alarm indication. The actual state, i.e. active/not active, is shown in FRS.AIS.
LOSS	Loss of Signal Status
	The 'Loss of Signal Status' interrupt vector is generated, whenever the TE3-CHATT detects a change in FRS.LOS.
RAS	Remote Alarm Status
	The 'Remote Alarm Status' interrupt vector is generated, whenever the TE3-CHATT received remote alarm status changes. The actual state, i.e. active/not active, is shown in FRS.RRA.
ES	Errored Second
	The 'Errored Second' interrupt vector is generated for the first errored second event in a time interval of one second. Errored second events are:
	1. Loss of frame alignment (this includes indirectly AIS or Loss of Signal)
	2. CRC error received (CRC-6 or CRC-4).
SEC	One Second Tick
	The 'One Second Tick' interrupt vector is generated, when the internal one second timer has expired. The timer is derived from the incoming receive clock of the corresponding port.



LLBS	Line Loopback Status
	The 'Line Loopback Status' interrupt vector is generated, whenever the TE3-CHATT detects a change in either the line loopback deactuation signal or the line loopback actuate signal. The actual state of the signals is shown in FRS.LLBDD and FRS.LLBAD.
PRBS	PRBS Status
	The 'PRBS Status' interrupt vector is generated, whenever the TE3- CHATT synchronization state of the PRBS receiver changes. The actual state of the receiver, i.e. synchronized/not synchronized, is shown in FRS.PRBS.
T400	400 Millisecond
	This interrupt vector is generated when the framer has found the double framing (basic framing) and is searching for the multiframing. This interrupt vector will be generated to indicate that no multiframing could be found within a time window of 400 ms after basic framing has been achieved. In multiframe synchronous state this interrupt will not be generated.
CRC	Receive CRC Error
	This interrupt vector is generated, when the CRC-6 checksum of an T1 ESF multiframe or the CRC-4 checksum of an E1 CRC-4 multiframe was incorrect.
PDEN/AUX	Pulse Density Violation Detected / Auxiliary Pattern Detected
	This interrupt vector is generated, whenever the TE3-CHATT detects a change in bit FRS.PDEN/AUX. Bit PDEN/AUX is set whenever bit FRS.PDEN.AUX toggles.
FAS	Frame Alignment Status
	The 'Frame Alignment Status' interrupt vector is generated, whenever the TE3-CHATT detects a change in frame alignment. The actual state, i.e. aligne/not aligned, is shown in bit FRS.LFA.
MFAS	Multiframe Alignment Status
	The 'Multiframe Alignment Status' interrupt vector is generated, whenever the TE3-CHATT detects a change in multiframe alignment. The actual state, i.e. aligned/not aligned, is shown in bit FRS.LMFA.
PORT	Port Number
	027 The port number the interrupt vector is associated with.



4.13.2.3 Facility Data Link Interrupts

Receive Interrupts

15	14			11	10	9	8	7	6	5	4		0
LAST	0	0	0	RSA	SSM	RPF	RME	ISF	01	01 _B		PORT(4:0)	

RSA	Receive S _a Data Valid
	S _a data in RSAW1 - RSAW3 is valid.
SSM	SSM Data Valid
	This bit is set, when a new synchronization status message has been received. The synchronization status message is stored in register RSAW4.
RPF	Receive Pool Full
	This bit is set, when 32 bytes of a frame have been received and are stored in the receive FIFO. The frame is not yet completely received.
RME	Receive Message End
	This bit is set, when one complete message of length less than 32 bytes or the last part of a frame at least 32 bytes long is stored in the receive FIFO. The number of bytes in RFF.RFIFO can be determined reading the port status register PSR.
ISF	Incorrect Synchronization Format
	This bit is set, when no eight consecutive '1's are detected within 32 bits in BOM mode. Only valid if BOM receiver has been activated.
PORT	Port Number
	027 The port number the interrupt vector is associated with.



Transmit Interrupts

15	14				10	9	8	7	6	5	4		0
LAST	1	0	0	0	TXSA	ALLS	XDU	XPR	01	в		PORT(4:0)	

TXSA	Transmit S _a Data Sent
	The 'Transmit S_a Data Sent' is generated, when S_a data stored in XSAW1 - XSAW3 has been sent N times, where N is defined prior to transmission in XSAW3.XSAV.
ALLS	All Sent
	The 'All Sent' interrupt vector is generated, when the last bit of a frame to be transmitted is completely sent out and XFF.XFIFO is empty.
XDU	Transmit Data Underrun
	The 'Transmit Data Underrun' interrupt vector is generated, when the transmit FIFO runs out of data during transmission of a frame. The signalling controller terminates the affected frame with an abort sequence.
XPR	Transmit Pool Ready
	The 'Transmit Pool Ready' interrupt vector is generated, when a new data block of up to 32 bytes can be written to transmit FIFO. 'Transmit Pool Ready' is the fastest way to access the transmit FIFO. It has to be used for transmission of long frames, back-to-back frames or frames with shared flag.
PORT	Port Number

0..27 The port number the interrupt vector is associated with.



4.13.2.4 DS3, DS2 and Test Unit Interrupts

Note: The DS3, DS2 and test unit interrupts are seperated by the INFO field (bits 4 through 0).

DS3 Interrupts Type 0

15	14	13	12	11	10	9	8	7	6	5	4		0
LAST	0	AIC	XBIT	IDLES	AISS	REDS	LOSS	FAS	10	в		00111 _H	

DS3 Interrupts Type 1

15	14	13	12	11	10	9	8	7	6	5	4		0
LAST	1	0	CLKS	RSDL	TSDL	LPCS	SEC	Nr	10) _B		00111 _H	

CLKS	DS3 Clock Status
	The 'DS3 Clock Status' interrupt vector is generated whenever the TE3- CHATT detects a change in the transmit clock or the receive clock, i.e. clock is activated/deactivated. The actual status of the clock is shown in D3RSTAT.LRXC and D3RSTAT.LTXC.
RSDL	Receive Spare Data Link Transfer Buffer Full
	The 'Receive Spare Data Link Transfer Buffer Full' interrupt vector is generated when the receive spare data link buffer needs to be emptied.
TSDL	Transmit Spare Data Link Transfer Buffer Empty
	The 'Transmit Spare Data Link Transfer Buffer Empty' interrupt vector is generated when the transmit spare data link buffer needs to be filled.
LPCS	Loopback Code Status
	The 'Loopback Code Status' interrupt vector is generated whenever the TE3-CHATT detects a change in the received loopback codes. Actual loopback codes can be found in register D3RLPCS.
SEC	1 Second Interrupt
	The '1 Second Interrupt' is generated every second.
N _r	Received new N _r -Bit
	The 'Received new N_r -Bit' interrupt vector is generated whenever the TE3-CHATT detects a change in the NA overhead bits and when its state is persistent for at least three multiframes.



Functional Description

AIC	Received new AIC-Bit
	The 'Received new AIC-Bit' interrupt vector is generated whenever the TE3-CHATT detects a change in the AIC overhead bits and when its state is persistent for at least three multiframes.
XBIT	Received X-Bit
	The 'Received new X-Bit' interrupt vector is generated whenever the TE3-CHATT detects a change in the X overhead bits and when its state is persistent for at least three multiframes.
IDLES	DS3 Idle Signal Status
	The 'DS3 Idle Signal Status' interrupt vector is generated whenever the TE3-CHATT detects a change of the idle signal. D3RSTAT.IDLES contains the actual state of the idle state, i.e. active/not active.
AISS	DS3 Alarm Indication Signal Status
	The 'DS3 Alarm Indication Signal Status' is generated whenever the TE3-CHATT detects a change in the AIS alarm state. D3RSTAT.AISS shows the actual AIS alarm state, i.e. active/not active.
REDS	DS3 Red Alarm Status
	The 'DS3 Red Alarm' interrupt vector is generated whenever the TE3- CHATT detects a change in the red alarm state. D3RSTAT.RED shows the actual red alarm state, i.e. active/not active.
LOSS	DS3 Input Signal Status
	The 'DS3 Input Signal Status' interrupt vector is generated whenever the TE3-CHATT detects a change in the DS3 input signal state, i.e. loss/no loss. D3RSTAT.LOSS shows the actual state of the DS3 input signal.
FAS	DS3 Frame Alignment Status
	The 'DS3 Frame Alignment Status' interrupt vector is generated whenever the TE3-CHATT detects a change in the DS3 frame alignment. D3RSTAT.FAS shows the actual state.



Functional Description

DS2 Framer Interrupts

Note: The effected DS2 tributary is encoded in the INFO field (bits 4..0).

15	14		12	11	10	9	8	7	6	5	4		0
LAST	0	0	LPCS	AISS	REDS	RES	RAS	FAS	1	10 _B		00000 _H - 00110 _H	
LPCS			Loop C	ode	Status	6							
												enerated wheneve	
			IE3-C loopba									oopback codes. A CD.	Actual
AISS			DS2 A						•				
								•			•	nerated wheneve	
	TE3-CHATT detects a change in the AIS alarm state. D2RSTAT.AIS shows the actual AIS alarm state, i.e. active/not active.								T.AIS				
REDS			DS2 R	ed Al	arm S	status	;						
											•	enerated wheneve	
			shows					-				state. D3RSTAT	.RED
RES			Receiv	ed ne	ew Re	serve	ed ITI	J-T G	.747	Over	nead	Bit	
												overhead Bit' inte	•
												etects a change i state is persistent	
												l state of the over	
RAS			Remot	e Ala	rm Sta	atus							
	The 'Remote Alarm Status' interrupt vector is generated whenever the TE3-CHATT detects a change in the remote alarm indication and wher its state is persistent for at least three multiframes. D2RSTAT.RA shows the actual state of the remote alarm indication.								when				
FAS			DS2 F	rame	Align	ment	Statu	IS					
		,	whene	ver t	he T	E3-C	HAT	T det	ects	a c	hang	vector is gene e in the DS2 f	rame
		i	alignm	ent. D	D2RS	TAT.I	_FA s	hows	the	actual	statu	is of frame alignm	nent.



Functional Description

Test Unit Interrupts Type 0

	15	14			11	10	9	8	7	6	5	4		0
	LAST	0	0	0	EMI	LBE	A1	A0	oos		10 _B		01000 _H	
С	OOS Receiver Out Of Synchronization													
	The 'Receiver Out of Synchronization' interrupt vector is generated whenever the test unit detects a change in synchronization. The actual state of the receiver is shown in TURSTAT.OOS.										-			
A	0		I	nput a	ıll 'O's									
			The 'Input all '0's' interrupt vector is generated whenever the TE3- CHATT detects 32 continuous '0's or when this consition is resolved. The actual state is shown in TURSTAT.A0.											
A	.1		I	nput a	ıll '1's									
			The 'Input all '1's' interrupt vector is generated whenever the TE3 CHATT detects 32 continuous '1's or when this consition is resolved The actual state is shown in TURSTAT.A1.											
L	BE		L	atche	d Bit	Error	Dete	cted I	Flag					
			The 'Latched Bit Error Detected Flag' interrupt vector is generated with the first occurance of a bit error.								rated with			
E	MI		E	End of	Meas	surem	ent li	nterva	al					
													ctor is genera al is reached.	ited when

4.13.2.5 Mailbox Interrupts

15	14	13	7	6	5	4		0
LAST	0	STATUS(6:0)		11	в		00000 _B	

The 'Mailbox' interrupt vector is generated, in case that the host CPU on PCI side has written data to the mailbox status register MBP2E0. The bit field STATUS contains a copy of MBE2P0.MB(6:0).



5 Interface Description

5.1 PCI Interface

A 32-bit and 66 MHz capable PCI bus controller provides the interface between the TE3-CHATT and the host system. PCI Interface pins are measured as compliant to the 3.3V signalling environment according to the PCI specification Rev. 2.1.

The PCI bus controller operates as initiator or target. Commands are supported as follows:

- Master memory read single DWORD/burst of up to 64 DWORDs with zero wait cycles.
- Master memory write single DWORD/burst of up to 64 DWORDs with zero wait cycles.
- Slave memory read single DWORD.
- Slave memory write single DWORD.

Fast back-to-back transfers are provided for slave accesses only. All read/write accesses to the TE3-CHATT must be 32-bit wide, that is all bytes must be enabled. Non 32-bit accesses result in system interrupt.

Refer also to the PCI specification Rev. 2.1 for detailed information about PCI bus protocol.

5.1.1 PCI Read Transaction

The transaction starts with an address phase which occurs during the first cycle when FRAME is activated (clock 1 in **Figure 5-1**). During this phase the bus master (initiator) outputs a valid address on AD(31:0) and a valid bus command on C/\overline{BE} (3:0). The first clock of the first data phase is clock 3. During the data phase C/ \overline{BE} indicate which byte lanes on AD(31: 0) are involved in the current data phase.

The first data phase on a read transaction requires a turnaround cycle. In **Figure 5-1** the address is valid on clock 2 and then the master stops driving AD. The target drives the AD lines following the turnaround when DEVSEL is asserted. (TRDY cannot be driven until DEVSEL is asserted.) The earliest the target can provide valid data is clock 4. Once enabled, the AD output buffers of the target stay enabled through the end of the transaction.

A data phase may consist of a data transfer and <u>wait cycles</u>. A data phase completes when data is transferred, which occurs when both IRDY and TRDY are asserted. When either is deasserted a wait cycle is inserted. In the example below, data is successfully transferred on clocks 4, 6 and 8, and wait cycles are inserted on clocks 3, 5 and 7. The first data phase completes in the minimum time for a read transaction. The second data phase is extended on clock 5 because TRDY is deasserted. The last data phase is extended because IRDY is deasserted on clock 7. The Master knows at clock 7 that the next data phase is the last. However, the master is not ready to complete the last



transfer, so IRDY is deasserted on clock 7, and FRAME stays asserted. Only when IRDY is asserted can FRAME be deasserted, which occurs on clock 8.




Figure 5-1 PCI Read Transaction

5.1.2 PCI Write Transaction

The transaction starts when FRAME is activated (clock 1 in Figure 5-2). A write transaction is similar to a read transaction except no turnaround cycle is required following the address phase. In the example, the first and second data phases complete with zero wait cycles. The third data phase has three wait cycles inserted by the target. Both initiator and target insert a wait cycle on clock 5. In the case where the initiator inserts a wait cycle (clock 5), the data is held on the bus, but the byte enables are withdrawn. The last data phase is characterized by IRDY being asserted while the FRAME signal is deasserted. This data phase is completed when TRDY goes active (clock 8).






Figure 5-2 PCI Write Transaction

5.2 SPI Interface (ROM Load Unit)

Additional pins, which are not covered from the PCI specification, but are closely related, are the SPI pins. Via the SPI pins the vendor ID and the vendor subsystem ID can be loaded into the corresponding PCI configuration registers during start-up of the device.

The SPI Interface supports EEPROMs with an eight bit address space.

After a system reset, the TE3-CHATT starts reading the first byte out of the connected EEPROM at address 00_{H} . If this byte is equal AA_{H} , the device continues reading out the memory contents. Everytime four bytes are read out of the EEPROM (starting with byte address 01_{H}), the EEPROM interface writes the read information to the PCI configuration space. The first four bytes will be written to the PCI configuration space address 00_{H} , the next four bytes to the PCI configuration space address 04_{H} and so on. So the contents of the EEPROM, starting with EEPROM byte address 01_{H} , will be mapped over the PCI configuration space after a system reset. During this configuration phase, all accesses to the PCI interface will be answered with 'retry' by the PCI interface.

If the first byte in the EEPROM is not equal AA_H , the EEPROM interface stops loading the PCI configuration space immediately, and the PCI interface can be accessed. The PCI configuration space in this case contains the default values.

The configuration mechanism through the serial interface can be disabled by pin SPLOAD. If this pin is connected to '0', the configuration mechanism is disabled. The



bridge can be accessed through the PCI Interface directly after a system reset. In this case the PCI configuration space contains the default values.

5.2.1 Accesses to a SPI EEPROM

The EEPROM contents can also be controlled (read and write) by the software. For this, a special EEPROM control register is implemented as part of the PCI configuration space. To start a read/write transaction to an connected EEPROM, you have to set the command, the byte address (for read-/write data commands), the data to be written and the start indication by writing to the EEPROM control register SPI in the PCI configuration space. If the interface detects SPI.START asserted (= '1'), it interprets the command and starts the read-/write transaction to the connected EEPROM. After the transaction has finished, the EEPROM control module deasserts the start bit. If the command was a read command (Read Status Register, Read Data from Memory Array), the byte that was read out of the EEPROM is available in the data register. For transactions started with the EEPROM Control register, the interface does not check if an EEPROM is connected to the SPI bus, because the EEPROM is full passive. A full functional description of the SPI commands and their usage as well as a description of the EEPROM status register can be found in the description of the EEPROM that will be selected by a board vendor.

Byte Address

For read and write transaction to the connected EEPROM, the byte address must be written in this register before the transaction is started.

Data

For the write status register transaction and the write data to memory array transactions, the data that has to be written to the EEPROM must be written to this register before the transaction is started. After a read status register transaction or a read data from memory array transaction has finished (Bit SPI.START is deasserted), the byte received from the EEPROM is available in this register.

Start


To start the EEPROM transaction defined via register SPI the bit SPI.START must be set to '1' by a write transaction through the PCI interface. After the transaction is finished, the EEPROM start bit is deasserted by the EEPROM interface controller. This signal has to be polled by system software.

5.2.2 SPI Read Sequence

The TE3-CHATT selects an external EEPROM by pulling SPCS low. The eight bit read sequence is transmitted followed by the eight bit address. After the read instruction and



address is sent, the data stored in the memory at the selected address is shifted in on the SPSI pin. The read operation is terminated by setting SPCS high (see Figure 5-3).





5.2.3 SPI Write Sequence

Prior to any attempt to write data to an external EEPROM, the write enable latch must be set by issuing the WREN instruction. This is done by setting SPCS low and then clocking out the WREN instruction. After all eight bits of the instruction are transmitted, the SPCS will be brought high to set the write enable latch.

Once the write enable latch is set, the user may proceed by issuing a write instruction, followed by the eight bit address and then the data to be written. In order that data will actually be written to the EEPROM, the SPCS is set high after the least significant bit (D0) of the data byte has been clocked in. Refer to **Figure 5-4** for detailed illustrations on the byte write sequence. While the write is in progress, the register bit SPI.START may be read to check the status of the transaction. When a write cycle is completed, the register bit SPI.START is reset.




Figure 5-4 SPI Write Sequence



5.3 Local Microprocessor Interface

The Local Microprocessor Interface is a demultiplexed switchable Intel or Motorola style interface with master and slave functionality. In slave mode it is used to operate the M13 multiplexer, DS3/DS2 framer, T1/E1 framer and the facility data link of the TE3-CHATT. The TE3-CHATT provides a local clock output LCLK, which is a feed through of the PCI system clock as clock reference for the local microprocessor interface. The local bus master capability allows to access peripherals located on the local bus via the PCI interface. Bit FCONF.LME enables the bus master capability.

The base address register two is disabled per default and can be enabled during startup of the internal PCI interface. This is done by setting bit MEM.BAR2 in the PCI configuration space.

The TE3-CHATT supports a maximum of three 8 kByte pages of memory on the local address bus. The correspondence between the accessed PCI memory space (mapped via base address register 2) and the asserted chip selects is shown in table 5-1. The mapping of the PCI byte enables to the local bus address is dependent on the selected bus mode and is explained in detail in the corresponding section.

Page	AD(14:0)	LCS2	LCS1	
0	0000 _H - 1FFF _H	1	0	
1	2000 _H - 3FFF _H	0	1	
2	4000 _H - 5FFF _H	0	0	
3	6000 _н - 7FFF _н	Not valid		

Table 5-1 Correspondence between PCI memory space and chip select



5.3.1 Intel Mode

5.3.1.1 Slave Mode

In Intel slave mode the bus interface supports 16-bit transactions in demultiplexed bus operation. It uses the local bus port pins LA(12:1) for the 16 bit address and the local bus port pins LD(15:0) for 16 bit data. A read/write access is initiated by placing an address on the address bus and asserting $\overline{LCS0}$ (**Figure 5-5**). The external processor then activates the respective command signal (LRD, LWR). Data is driven onto the data bus either by the TE3-CHATT (for read cycles) or by the external processor (for write cycles). After a period of time, which is determined by the access time to the internal registers valid data is placed on the bus, which is indicated by asserting the active low signal LRDY.

Note: LCS0 need not be deasserted between two subsequent cycles to the same device.

Read cycles

Input data can be latched and the command signal can be deactivated now. This causes the TE3-CHATT to remove its data from the data bus which is then tri-stated again. LRDY is driven high and will be tri-stated as soon as LCS0 is deasserted.

Write cycles

The command signal can be deactivated now. If a subsequent bus cycle is required, the external processor can place the respective address on the address bus.

5.3.1.2 Master Mode

A read/write access from the PCI bus to the 16 bit demultiplexed local bus is initiated by accessing the PCI memory space base which is controlled by the base address register 2. Each valid read or write access to this base address triggers the local bus master interface which in turn starts arbitration for the local bus by asserting LHOLD (see (1) in **Figure 5-6**). As soon as the TE3-CHATT gets access to the local bus (LHLDA asserted) it starts the local bus latency timer and begins a read/write transaction as the bus master. The signal LHOLD remains asserted while a transaction is in progress or as long as the local bus latency timer is not expired. A read/write transaction begins when the TE3-CHATT places a valid address on the address bus, sets the LBHE signal which indicates a 8- or 16-bit bus access and asserts the chip select signals <u>LCS1</u> and/or LCS2. Then the TE3-CHATT activates the respective command signals (LRD, LWR). Data is driven onto the data bus either by the TE3-CHATT (for write cycles) or by the accessed device (for read cycles).

A transaction is finished on the local bus when the external device asserts \overline{LRDY} (ready controlled bus cycles) or when the internal wait state timer expires.






Figure 5-5 Intel Bus Mode




Figure 5-6 Intel Bus Arbitration

Valid C/BE combinations and the correspondence between local address, LBHE and the mapping of PCI data to the local data bus are shown in table 5-2 and table 5-3. All



accesses not shown in the table result in generation of a 'PCI Access Error' interrupt vector.

C/BE(3:0)	LA(1:0)	LBHE	LD(15:8)	LD(7:0)
1110 _B	00 _B	1	-	AD(7:0)
1101 _B	01 _B	1	-	AD(15:8)
1011 _B	10 _B	1	-	AD(23:16)
0111 _B	11 _B	1	-	AD(31:24)

Table 5-2	C/BE to LA/LBHE mapping in Intel bus mode (8 bit port mode)

Table 5-3	$O(DE t_{A} \mid A \mid D \mid E manufaction in Intel have mode (40 hit next mode))$
Lable 5-3	U/BE TO LA/LEME manning in intel bus mode (16 bit port mode)
	C/BE to LA/LBHE mapping in Intel bus mode (16 bit port mode)

C/BE(3:0)	LA(1:0)	LBHE	LD(15:8)	LD(7:0)
1110 _B	00 _B	1	-	AD(7:0)
1101 _B	01 _B	0	AD(15:8)	-
1011 _B	10 _B	1	-	AD(23:16)
0111 _B	11 _B	0	AD(31:24)	-
1100 _B	00 _B	0	AD(15:8)	AD(7:0)
0011 _B	10 _B	0	AD(31:24)	AD(23:16)



5.3.2 Motorola Mode

5.3.2.1 Slave Mode

The demultiplexed bus modes use the local bus port pins LA(12:1) for the 16- bit address and the local bus port pins LD(15:0) for 16 bit data. A read/write access is initiated by placing an address on the address bus and asserting $\overline{LCS0}$ together with the command signal LWRRD (see "Motorola Bus Mode" on Page 157). The data cycle begins when the signal LDS is asserted. Data is driven onto the data bus either by the TE3-CHATT (for read cycles) or by the external processor (for write cycles). After a period of time, which is determined by the access time to the internal registers valid data is placed on the bus, which is indicated by asserting the active low signal \overline{LDTACK} .

Note: LCS0 need not be deasserted between two subsequent cycles to the same device.

Read cycles

Input data can be latched and the data strobe signal can be deactivated now. This causes the TE3-CHATT to remove its data from the data bus which is then tri-stated again. LDTACK is driven high and will be tri-stated as soon as LCS0 is deasserted.

Write cycles

The data strobe signal can be deactivated now. If a subsequent bus cycle is required, the external processor can place the respective address on the address bus.

5.3.2.2 Master Mode

As in Intel mode a read/write access from the PCI bus to the 16 bit demultiplexed local bus is initiated by accessing the PCI memory space base mapped by the base address register 2. Each valid read or write access to this base address triggers the local bus master interface which in turn starts arbitration for the local bus using the interface signals LBR and LBG and LBGACK. As soon as the TE3-CHATT gets access to the local bus it places a valid address on the address bus, sets the LSIZE0 signal which indicates a 8- or 16-bit bus access and asserts the corresponding chip select signal. The signal LWRRD indicates a read or write operation. The data cycle begins when the signal LDS is asserted. Data is driven onto the data bus either by the TE3-CHATT or by the external component.

A transaction is finished on the local bus when the external device asserts the active low signal LDTACK or when the internal wait state timer expires.







Figure 5-7 Motorola Bus Mode







The address and byte enable signals on the PCI bus are mapped to the local bus according to table 5-4 and table 5-5. It can be seen that the TE3-CHATT supports different valid C/\overline{BE} combinations which result in either a 8- or 16-bit access to the local bus interface. All accesses not shown in the table result in generation of a 'PCI Access Error' interrupt vector. Byte swapping for 16 bit data transfers can be disabled.

C/BE(3:0)	LA(1:0)	LSIZE0	LD(15:8)	LD(7:0)
1110 _B	00 _B	1	AD(7:0)	-
1101 _B	01 _B	1	AD(15:8)	-
1011 _B	10 _B	1	AD(23:16)	-
0111 _B	11 _B	1	AD(31:24)	-

Table 5-4	C/BE to LA/LSIZE0 mapping in Motorola bus mode (8 bit port mode)

Table 5-5	C/BE to LA/LSIZE0 mapping in Motorola bus mode (16 bit port mode)
	C/DE LO LA/LOIZEU MADDINU IN WOLOI DIA DUS MOUE LTO DIL DULL MOUE)

C/BE(3:0)	LA(1:0)	LSIZE0	LD(15:8)	LD(7:0)
1110 _B	00 _B	1	AD(7:0)	
1101 _B	01 _B	1	-	AD(15:8)
1011 _B	10 _B	1	AD(23:16)	-
0111 _B	11 _B	1	-	AD(31:24)
1100 _B	00 _B	0	AD(7:0)	AD(15:8)
0011 _B	10 _B	0	AD(23:16)	AD(31:24)

5.4 Serial Line Interface

The DS3 interface of the TE3-CHATT consists of one receive port and one transmit port. The receive port provides a clock input (RC44) and one (RD44) or two data inputs (RD44P, RD44N) for unipolar or dual-rail input signals. Receive data can be sampled on the rising or falling edge of the receive clock. In transmit direction the port interface consists of two clock signals, the transmit clock input TC44 and a clock output signal TC44O. The data signals consists of one (TD44) or two data outputs (TD44P, TD44N) for unipolar or dual-rail output signals. The transmit port can be clocked by the receive clock RC44 or by the transmit clock TC44. The selected clock is provided as an output on TC44O. Transmit data is updated on the rising or falling edge of TC44O.

The TE3-CHATT provides two additional serial interfaces, one for DS3 overhead bit access and one for DS3 stuff bit access (M13 asynchronous format only).

The overhead access is provided via an overhead clock signal (ROVHCK, TOVHCK), an overhead data signal (ROVHD, TOVHD) and an synchronization signal (ROVHSYN,



TOVHSYN) which marks the X overhead bit of the first subframe of a DS3 signal. In transmit direction the overhead enable signal (TOVHEN) marks those bits which shall be inserted in the overhead bits of the DS3 signal. All overhead signals are updated or sampled on the rising edge of the corresponding overhead clock, i.e. ROVHCK or TOVHCK. See **Figure 5-9** and **Figure 5-10** for details.




Figure 5-9 Receive Overhead Access



PEB 3456 E

Interface Description




Figure 5-10 Transmit Overhead Access

The stuff bit access is provided via a receive and transmit stuff bit clock (RSBCK, TSBCK) and the two stuff bit signals RSBD and TSBD. Stuff bits are updated and sampled on the rising edge of the of stuff bit clock.



5.5 JTAG Interface

A test access port (TAP) is implemented in the TE3-CHATT. The essential part of the TAP is a finite state machine (16 states) controlling the different operational modes of the boundary scan. Both, TAP controller and boundary scan, meet the requirements given by the JTAG standard: IEEE 1149.1. **Figure 5-11** gives an overview about the TAP controller.




Figure 5-11 Block Diagram of Test Access Port and Boundary Scan Unit

If no boundary scan operation is planned TRST has to be connected with V_{SS} . TMS and TDI do not need to be connected since pull- up transistors ensure high input levels in this case. Nevertheless it would be a good practice to put the unused inputs to defined levels. In this case, if the JTAG is not used:

TMS = TCK = '1' is recommended.

Test handling (boundary scan operation) is performed via the pins TCK (Test Clock), TMS (Test Mode Select), TDI (Test Data Input) and TDO (Test Data Output) when the TAP controller is not in its reset state, i. e. TRST is connected to V_{DD3} or it remains unconnected due to its internal pull up. Test data at TDI are loaded with a clock signal connected to TCK. '1' or '0' on TMS causes a transition from one controller state to another; constant '1' on TMS leads to normal operation of the chip.

An input pin (I) uses one boundary scan cell (data in), an output pin (O) uses two cells (data out, enable) and an I/O-pin (I/O) uses three cells (data in, data out, enable). Note that most functional output and input pins of the TE3-CHATT are tested as I/O pins in boundary scan, hence using three cells. The boundary scan unit of the TE3-CHATT



contains a total of n = 484 scan cells. The desired test mode is selected by serially loading a 4-bit instruction code into the instruction register via TDI (LSB first).

EXTEST is used to examine the interconnection of the devices on the board. In this test mode at first all input pins capture the current level on the corresponding external interconnection line, whereas all output pins are held at constant values ('0' or '1'). Then the contents of the boundary scan is shifted to TDO. At the same time the next scan vector is loaded from TDI. Subsequently all output pins are updated according to the new boundary scan contents and all input pins again capture the current external level afterwards, and so on.

INTEST supports internal testing of the chip, i. e. the output pins capture the current level on the corresponding internal line whereas all input pins are held on constant values ('0' or '1'). The resulting boundary scan vector is shifted to TDO. The next test vector is serially loaded via TDI. Then all input pins are updated for the following test cycle.

SAMPLE/PRELOAD is a test mode which provides a snapshot of pin levels during normal operation.

IDCODE: A 32-bit identification register is serially read out via TDO. It contains the version number (4 bits), the device code (16 bits) and the manufacturer code (11 bits). The LSB is fixed to '1'.

The ID code field is set to

Version : 2_H

Part Number : 0077_H

Manufacturer : 083_{H} (including LSB, which is fixed to '1')

Note: Since in test logic reset state the code '0011' is automatically loaded into the instruction register, the ID code can easily be read out in shift DR state.

BYPASS: A bit entering TDI is shifted to TDO after one TCK clock cycle.

CLAMP allows the state of signals driven from component pins to be determined from the boundary-scan register while the bypass register is selected as the serial path between TDI and TDO. Signals driven from the TE3-CHATT will not change while the CLAMP instruction is selected.

HIGHZ places all of the system outputs in an inactive drive state.



6 Channel Programming / Reprogramming Concept

For channel programming the TE3-CHATT provides a on-chip channel specification data structure. All information necessary to setup a channel has to be provided using this data structure. As soon as all channel information has been written to the channel specification registers the information can be released using simple channel commands, which have to be written to register CSPEC_CMD. The relevant channel information will then be copied to the chip internal channel database. The channel specification registers, which need to be programmed before a command can be executed, are shown in **Table 6-1**.

Before initializing a channel the time slot assignment process for the affected channel must be completed. Vice versa after shutting down a channel the time slots associated with the affected channel should be set to inhibit. Otherwise if a time slot is reprogrammed afterwards, strange behavior can be expected on the serial side.

For each channel a simple sequence of channel commands must be ensured. After reset each channel is in its 'off' state. Therefore, the first command to start a channel is 'Transmit Init' or 'Receive Init'. This brings the channel into the operational state. In this state all commands except 'Transmit Init', 'Receive Init' or 'Transmit Idle can be given. To bring a channel back into the idle state a 'Transmit Off' or 'Receive Off' command has to be programmed. For certain channel commands system software has to wait before new commands can be given for the same channel. This is due to internal buffer allocation functions which require some processing time. Notification of system software is done in form of command interrupt vectors, which signal that a command has successful or even unsuccessful completed.

Register	Transmit Commands							Receive Commands				
	Transmit Init	Transmit Off	Transmit Abort/Branch	Transmit Hold Reset	Transmit Idle	Transmit Debug	Transmit Update FNUM	Receive Init	Receive Off	Receive Abort/Branch	Receive Hold Reset	Receive Debug
CSPEC_MODE_REC												
CSPEC_REC_ACCM												
CSPEC_MODE_XMIT												

Table 6-1 Channel Specification Registers and Channel Commands



Register	Transmit Commands							Receive Commands				
	Transmit Init	Transmit Off	Transmit Abort/Branch	Transmit Hold Reset	Transmit Idle	Transmit Debug	Transmit Update FNUM	Receive Init	Receive Off	Receive Abort/Branch	Receive Hold Reset	Receive Debug
CSPEC_XMIT_ACCM												
CSPEC_BUFFER												
CSPEC_FRDA												
CSPEC_FTDA												
CSPEC_IMASK												

6.1 Channel Commands

The following section describes all receive and transmit channel commands and the programming sequence in details.

6.2 Transmit Channel Commands

Transmit Init

Before a 'Transmit Init' command is given, the TE3-CHATT will not transmit data for a channel. After the 'Transmit Init' command the channel database of the affected channel is initialized according to the parameters in the channel specification registers.

After initialization the transmit buffer prepares the buffer locations for the selected channel and the data management unit starts processing the linked list and fills the prepared buffer locations. In order to prevent a transmit underrun condition, the transmit buffer is filled up to the transmit forward threshold before data is sent to the serial side. The protocol machine formats data according to the given channel parameters and the data is placed in the time slots assigned to the selected channel. When no or not sufficient data is available, the device sends the idle code according the selected protocol mode.

If the command was successful, a 'Transmit Command Complete' interrupt vector is generated after the first transmit descriptor is read pointed to by register CSPEC_FTDA. In case that there is insufficient transmit buffer space, the command cannot be



completed internally and the device responds with a 'Transmit Command Failed' interrupt vector. Furthermore the TE3-CHATT will not start processing the linked list for this particular channel.

New commands for the same channel may be given after the user received the 'Transmit Command Complete' interrupt vector. Prior to new initialization of the same channel it must be turned off using the 'Transmit Off' command.

Transmit Off

After 'Transmit Off' the transmit channel is disabled immediately and the time slots assigned to the selected channel are set to '1'. The transmit buffer releases all buffer locations assigned to the channel. The data management unit updates the last processed descriptor with the complete bit if enabled and generates a 'Transmit Host Initiated' interrupt vector if the THI bit in the last descriptor was set. All channel related informations are cleared from the internal channel database.

A 'Transmit Command Complete' interrupt vector is generated when the channel command is finished. After that time processing of the linked list is completely stopped. New commands for the same channel may be given after the user received the 'Transmit Command Complete' interrupt vector.

Transmit Abort/Branch

The 'Transmit Abort/Branch' command is performed on the serial side and in the data management unit. The data management unit stops immediately processing the current descriptor and branches to a new descriptor pointed to by CSPEC_FTDA. Data which is already stored in the transmit buffer is sent on the serial side. The protocol machine will append an abort sequence if data in transmit buffer was not complete due to 'Transmit Abort/Branch' command. System software is informed about the aborted frame by a 'Transmit Abort' channel interrupt vector. If no data is stored in the transmit buffer this command does not affect the serial side and no 'Transmit Abort' interrupt vector is generated. Data transmission is continued with a new frame when the data management unit branched to the new descriptor list.

A 'Transmit Command Complete' interrupt vector is generated after the management unit released the old descriptor list. New commands for the same channel may be given after the user received the 'Transmit Command Complete' interrupt vector.

Transmit Hold Reset

The 'Transmit Hold Reset' command must be given after system software has set the HOLD bit of a descriptor from '1' to '0'. In case that the TE3-CHATT is in hold condition it reads the descriptor which had its HOLD bit set and tests the HOLD bit of the descriptor. If the HOLD bit is set to '0' the data management unit branches to the next descriptor and continues data transmission. Otherwise the particular channel remains in hold condition.



The TE3-CHATT will NOT generate a 'Transmit Command Complete' interrupt vector after this command is programmed.

Transmit Update FNUM

The 'Transmit Update FNUM' command changes the parameter CSPEC_MODE_XMIT.FNUM in the internal channel database, which allows to change dynamically the number of idle flags that are inserted between two frames.

The TE3-CHATT will NOT generate a 'Transmit Command Complete' interrupt vector after this command is programmed.

Transmit Idle

The 'Transmit Idle' command starts the TE3-CHATT to send the value CSPEC_MODE_XMIT.TFLAG in the time slots of the selected channel. This command can only be given if a channel is turned off.

The TE3-CHATT will NOT generate a 'Transmit Command Complete' interrupt vector after this command is programmed.

Transmit Debug

The 'Transmit Debug' command allows to read back the current settings of the internal channel database. After the 'Transmit Debug' command has been programmed system software can read back the current values of the channel specification registers. Register CSPEC_FTDA contains the value of the next transmit descriptor.

The TE3-CHATT will NOT generate a 'Transmit Command Complete' interrupt vector after this command is programmed.

Note: The setting of the internal channel database is not copied into the channel specification registers and therefore the values read can not be used to program another channel. After system software has used the 'Transmit Debug' command it must reprogram the channel specification registers to setup a new channel.

6.3 Receive Channel Commands

Receive Init

Before a 'Receive Init' command is given, the TE3-CHATT will not process data for a channel. After the 'Receive Init' command the channel database of the affected channel is initialized according to the parameters programmed in channel specification registers.

After initialization data received in those time slots assigned to the selected channel is processed and stored in the internal receive buffer. The data management unit starts storing this data in the linked list which starts at CSPEC_FRDA. The protocol machine deformats and checks data according to the given channel parameters.



A 'Receive Command Complete' interrupt vector is generated after the channel information is copied into the internal channel database.

New commands for the same channel may be given after the TE3-CHATT issued the 'Receive Command Complete' interrupt vector. Prior to new initialization of the same channel it must be turned off using the 'Receive Off' command.

Receive Off

The 'Receive Off' command disables the receive channel immediately. Further incoming data is discarded until the next 'Receive Init' command is given. Data already stored in the receive buffer is written to system memory. If a frame is destroyed by the 'Receive Off' command a 'Receive Abort' channel interrupt vector is generated.

A 'Receive Command Complete' interrupt vector is generated after remaining data in the receive buffer is written to system memory. After that time processing of the linked list is stopped and the channel information is cleared from the internal channel database.

New commands for the same channel may be given after the TE3-CHATT issued the 'Receive Command Complete' interrupt vector.

Receive Abort/Branch

The 'Receive Abort/Branch' command is performed in the data management unit. The data management unit stops immediately processing the current descriptor and branches to a new descriptor pointed to by CSPEC_FRDA. In case that the 'Receive Abort/Branch' command is issued while a packet is written to system memory a 'Receive Abort' interrupt vector is generated and the rest of the frame already stored in receive buffer is discarded. Data reception is continued with a new frame when the data management unit branched to the new descriptor list.

A 'Receive Command Complete' interrupt vector is generated after the channel information is copied into the internal channel database. New commands for the same channel may be given after the TE3-CHATT issued the 'Receive Command Complete' interrupt vector.

Receive Hold Reset

The 'Receive Hold Reset' command must be given after system software has set the HOLD bit of a receive descriptor from '1' to '0'. In case that the TE3-CHATT is in hold condition it reads the descriptor which had its HOLD bit set and tests the HOLD bit of the descriptor. If the HOLD bit is set to '0' the data management unit branches to the next descriptor and continues data reception. Otherwise the particular channel remains in hold condition.

The TE3-CHATT will NOT generate a 'Receive Command Complete' interrupt vector after this command is programmed.



Receive Debug

The 'Receive Debug' command allows to read back the current settings of the internal channel database. After the 'Receive Debug' command has been programmed system software can read back the current values of the channel specification registers. Register CSPEC_FRDA contains the value of the next receive descriptor.

The TE3-CHATT will NOT generate a 'Receive Command Complete' interrupt vector after this command is programmed.

Note: The setting of the internal channel database is not copied into the channel specification registers and therefore the values read can not be used to program another channel. After system software has used the 'Receive Debug' command it must reprogram the channel specification registers to setup a new channel.



Reset and Initialization procedure

7 Reset and Initialization procedure

Since the term "initialization" can have different meanings, the following definition applies:

Chip Initialization

Generating defined values in all on-chip registers, RAMs (if required), flip-flops etc.

Mode Initialization

Software procedure, that prepares the device to its required operation, i.e. mainly writing on-chip registers to prepare the device for operation in the respective system environment.

Operational programming

Software procedures that setup, maintain and shut down operational modes, i.e. initialize logical channel or maintain framing operations on selected ports.

7.1 Chip Initialization

Hardware reset

The hardware reset $\overline{\text{RST}}$ has to be <u>applied</u> to the device. Chip input $\overline{\text{TRST}}$ must be activated prior to or while asserting $\overline{\text{RST}}$ and should be held asserted as long as the boundary scan operation is not required. System clock must start running during reset. During reset:

- All I/Os and all outputs are tri-state.
- All registers, state machines, flip-flops etc. are set asynchronously to their reset values and all internal modules are set to their initial state.
- All interrupts are masked.
- The register bit CONF1.STOP is set to '1'.

After hardware reset ($\overline{\text{RST}}$ deasserted) system clock CLK is assumed to be running. Serial clocks must be low/high or running. The PCI and the local bus interface pins go into their idle state. All serial line outputs are tri-state.

The PCI interface becomes active and depending on input pin SPLOAD starts to read subsystem ID/subsystem vendor ID and Memory commands out of external EEPROM via the SPI interface. The serial clock is derived from the PCI clock. As long as this procedure is active, the PCI interface answers all accesses with retry. After the PCI interface has finished its self initialization it can be configured with PCI configuration cycles.

In parallel to PCI self initialization the internal modules start their RAM initialization. As long as the RAM initialization is running the internal modules indicate this condition with



Reset and Initialization procedure

their initialization in progress signal. The register bit CONF1.IIP is the result of all signals. As soon as all internal modules have finished their RAM initialization the register bit CONF1.IIP is deasserted. Software must poll the register bit CONF1.IIP until this bit has been deasserted. Read access to registers other than CONF1 is prohibited and may result in unexpected behavior of the design. Write accesses are not allowed.

Chip initialization is finished when CONF1.IIP is '0'.

Software Reset

Alternately the TE3-CHATT provides the capability to issue a software reset via register bit CONF1.SRST. During software reset all interfaces except PCI interface are forced into their idle state. After software reset is set the TE3-CHATT starts its self initialization and IIP will be asserted. Chip initialization is finished when CONF1.IIP is deasserted. Afterwards the software reset bit must be set to '0' to allow further operation.

7.2 Mode Initialization

After chip initialization is finished the system software has to setup the device for the required function.

The system software has to poll bit CONF1.IIP (FCONF.IIP). As soon as CONF1.IIP is deasserted, the system software has to clear bit CONF1.STOP and has to set the general operating modes in register CONF1.

The M13 multiplexer, DS3/DS2 framer mode, T1/E1 framer mode and the DS1/E1 and DS3 port interface has to be programmed. It is assumed, that the DS3 port clock and CTCLK are active. The T1/E1 ports shall be disabled, thus no incoming data is forwarded to the time slot assigner and to the T1/E1 framer.

Transmit direction

The T1/E1s have to be enabled via register XPI.TEN. After the tributaries are enabled, the F-Bit (T1 mode) respectively time slot zero (E1 mode) are generated by the on-chip T1/E1 framer and the signalling controller. To synchronize the first bit of a frame to an external reference the common transmit frame synchronization pulse CTFS can be used (in external timing mode only). After a tributary has been enabled, payload data is provided from the time slot assigner. Since the time slot assignment is in reset state, that is all time slots are set to inhibit, data bits are sent as '1'.

Receive direction

The tributaries have to be enabled via register XPI.REN. After they are enabled, the onchip T1/E1 framer tries to achieve frame alignment. As soon as frame alignment has been achieved, incoming payload data is passed to the time slot assigner. Since time slot assignment is in reset state, that is all time slots are set to inhibit, data bits are discarded.



8 Register Description

The register description of the TE3-CHATT is divided into two parts, an overview of all internal registers and in the second part a detailed description of all internal registers.

8.1 Register Overview

The first part of the register overview describes the PCI configuration space registers. The second part describes the register set which can be accessed from PCI side only. These registers are used to setup the main operation modes and to run the channel engines of the device. The last part describes the register set of the framing engines, the signalling controller, the mailbox and the local interrupt FIFO. These registers may be accessed through the local microprocessor interface or via PCI.

Note: Register locations not contained in the following register tables are "reserved". In general all write accesses to reserved registers are discarded and read access to reserved registers result in $0000000_{\rm H}$. Nevertheless, to allow future extensions, system software shall access documented registers only, since writes to reserved registers may result in unexpected behavior. The read value of reserved registers shall be handled as don't care.

Unused and reserved bits are marked with a gray box. The same rules as given for register accesses apply to reserved bits, except that system software shall write the documented default value in reserved bit locations.

8.1.1 PCI Configuration Register Set (Direct Access)

Register	Access	Address	Reset value	Comment	Page
Standard conf	iguration	space reg	ister	<u>.</u>	
DID/VID	R	00 _H	2108110A _H	Device ID/Vendor ID	183
STA/CMD	R/W	04 _H	02A00000 _H	Status/Command	184
CC/RID	R	08 _H	02800001 _H	Class Code/Revision ID	186
BIST/ HEAD/ LATIM/ CLSIZ	R/W	0C _H	00000000 _H	Built-in Self Test/ Header Type/ Latency Timer/ Cache Line Size	187
BAR1	R/W	10 _H	00000000 _H	Base Address 1	188
BAR2	R/W	14 _H	00000000 _H	Base Address 2	189
BARX	R	14 _H -24 _H	00000000 _H	Base Address Not Used	

Table 8-1 PCI Configuration Register Set



Register	Access	Address	Reset value	Comment	Page
CISP	R	28 _H	00000000 _H	Cardbus CIS Pointer	
SSID/ SSVID	R	2C _H	00000000 _H	Subsystem ID/ Subsystem Vendor ID	190
ERBAD	R	30 _H	00000000 _H	Expansion ROM Base Adr.	
Reserved	R	34 _H	00000000 _H	Reserved	
Reserved	R	38 _H	00000000 _H	Reserved	
MAXLAT/ MINGNT/ INTPIN/ INTLIN	R/W	3C _H	06020100 _H	Maximum Latency/ Minimum Grant/ Interrupt Pin/ Interrupt Line	191
User defined c	onfigurat	ion space	register	1	ı

SPI	R/W	40 _H	$0000001F_{H}$	SPI Access Register	192
REQ	R/W	44 _H	00000000 _H	REQ/GNT Config Register	194
MEM	R/W	48 _H	000007E6 _H	PCI Memory Command	195
DEBUG	R	4C _H	00000000 _H	PCI Debug Support	197



8.1.2 PCI Slave Register Set (Direct Access)

This section shows all registers which are located on the first configuration bus. These registers are used to setup the basic operating modes of the device and to setup the port, time slots and channels. System software has access to these registers via the PCI bus.

Register	Access	Address	Reset value	Comment	Page
General Contro	bl	1			1
CONF1	R/W	040 _H		Configuration Register 1	215
CONF2	R/W	044 _H	00000000 _H	Configuration Register 2	218
CONF3	R/W	048 _H	00090000 _H	Configuration Register 3	220
RBAFT	W	04C _H	00000000 _H	Receive Buffer Access Failed Interrupt Threshold	221
SFDT	W	050 _H	00000000 _H	Small Frame Dropped Interrupt Threshold Register	222
Interrupt contr	ol PCI bu	s side			
IQIA	R/W	0E0 _H	00000000 _H	Interrupt Queue Initialization	239
IQBA	R/W	0E4 _H	00000000 _H	Interrupt Queue Base Addr.	241
IQBL	R/W	0E8 _H	00000000 _H	Interrupt Queue Length	242
IQMASK	R/W	0EC _H	00000000 _H	Interrupt Queue Mask	243
GISTA/GIACK	R/W	0F0 _H	00000000 _H	Global Interrupt Status/ Global Interrupt Acknowledge	244
GMASK	R/W	0F4 _H	FFFFFFF _H	Interrupt Mask	246
Channel specif	ication re	egisters (*	= CSPEC)	•	
*_CMD	W	000 _H	00000000 _H	Command	198
*_MODE_REC	R/W	004 _H	00000000 _H	Mode Receive	200
*_REC_ACCM	R/W	008 _H	00000000 _H	Receiver ACCM Map	203
*_MODE_XMIT	R/W	014 _H	00000000 _H	Mode Transmit	204
*_XMIT_ACCM	R/W	018 _H	00000000 _H	Transmit ACCM Map	207
*_BUFFER	R/W	020 _H	00200000 _H	Buffer Configuration	208
*_FRDA	R/W	024 _H	00000000 _H	First Receive Descriptor Addr.	211

Table 8-2 PCI Slave Register Set



Register	Access	Address	Reset value	Comment	Page
*_FTDA	R/W	028 _H	00000000 _H	First Transmit Descriptor Address	212
*_IMASK	R/W	02C _H	00000000 _H	Interrupt Vector Mask	213
Port and time	slot contr	ol registe	rs		
PMIAR	R/W	060 _H	00000000 _H	Port Mode Indirect Access	223
PMR	R/W	064 _H	0104C000 _H	Port Mode	224
REN	R/W	068 _H	00000000 _H	Receive Enable	226
TEN	R/W	06C _H	00000000 _H	Transmit Enable	227
TSAIA	R/W	070 _H	00000000 _H	Time slot Assignment Indirect Access	228
TSAD	R/W	074 _H	02000000 _H	Time slot Assignment Data	230
PPP character	map/ der	nap regist	ers	•	
REC_ACCMX	R/W	080 _H	00000000 _H	Receive Extended ACCM Map	232
XMIT_ACCMX	R/W	090 _H	00000000	Transmit Extended ACCM Map	236
Receive buffer	control				
RBMON	R	0B0 _H	$02000BFF_{H}$	Receive Buffer Monitor	237
RBTH	R/W	0B4 _H	02000001 _H	Receive Buffer Threshold Report	238
Maintenance					1
RBAFC	R	084 _H	00000000 _H	Receive Buffer Access Failed Counter	233
SFDIA	R/W	088 _H	00000000 _H	Small Frame Dropped Indirect Access	234
SFDC	R	08C _H	00000000 _H	Small Frame Dropped Counter	235



8.1.3 PCI and Local Bus Register Set (Direct Access)

This section describes the registers which are located on the configuration bus II (see also These registers can be accessed either from PCI bus via the internal bus bridge or from the local bus side.

- Note: Since the local bus is 16-bit wide and the PCI bus is 32-bit wide, the upper 16 bit of data coming from/to PCI are discarded.
- Note: Please note that read accesses to local bus registers via PCI bus and therefore the internal bus bridge may result in latencies which exceed the 16 clock rule of PCI specification. Exceeding the 16 clock rule results in target initiated retry on PCI bus. In this case the read cycle needs to be repeated.

Register	Access	Address (PCI)	Address (Local Bus)	Reset value	Comment	Page					
FCONF	R/W	100 _H	00 _H	8080 _H	Configuration Register	247					
MTIMER	R/W	104 _H	00 _H	0001 _H	Master Local Bus Timer	249					
Interrupt cont	rol for loc	al bus sic	de								
INTCTRL	R/W	108 _H	04 _H	0001 _H	Interrupt Control	250					
INTFIFO	R	10C _H	06 _H	FFFF _H	Interrupt FIFO	251					
DS3 Clock Co	DS3 Clock Configuration and Status Register										
D3CLKCS	R/W	180 _H	40 _H	0000 _H	DS3 Clock Confi- guration and Status	263					
TUCLKC	R/W	184 _H	42 _H	0000 _H	Test Unit Clock Configuration	265					
DS3 Transmit	Control F	Registers				<u> </u>					
D3TCFG	R/W	188 _H	44 _H	0000 _H	Transmit Configuration	266					
D3TCOM	R/W	18C _H	46 _H	0070 _H	Transmit Command	268					
D3TLPB	R/W	190 _H	48 _H	0000 _H	Remote DS2 Loopback	270					
D3TLPC	R/W	194 _H	4A _H	0000 _H	Transmit Loopback Code Insertion	271					
D3TAIS	R/W	198 _H	4C _H	0000 _H	Transmit AIS Insertion	272					
D3TFINS	R/W	19C _H	4E _H	0000 _H	Transmit Fault Insertion Control	273					

Table 8-3 PCI and Local Bus Slave Register Set



Register	Access	Address (PCI)	Address (Local Bus)	Reset value	Comment	Page
D3TTUC	R/W	1A0 _H	50 _H	0000 _H	Transmit Test Unit Control	274
D3TSDL	R/W	1A4 _H	52 _H	01FF _H	Transmit Spare Data Link	275
DS3 Receive	Control/S	tatus Reg	isters			
D3RCFG	R/W	1C0 _H	60 _H	0000 _H	Receive Configuration	276
D3RCOM	R/W	1C4 _H	62 _H	0000 _H	Receive Command	279
D3RIMSK	R/W	1C8 _H	64 _H	1FFF _H	Receive Interrupt Mask	281
D3RESIM	R/W	1CC _H	66 _H	0000 _H	Receive Error Simulation	282
D3RTUC	R/W	1D0 _H	68 _H	0000 _H	Receive Test Unit Control	283
D3RSTAT	R	1D4 _H	6A _H	0841 _H	Receive Status	284
D3RLPCS	R	1D8 _H	6C _H	0000 _H	Receive Loopback Code Status	287
D3RSDL	R	1DC _H	6E _H	01FF _H	Receive Spare Data Link	288
D3RCVE	R/W	1E0 _H	70 _H	0000 _H	Receive B3ZS Code Violation Error Counter	289
D3RFEC	R/W	1E4 _H	72 _H	0000 _H	Receive Framing Bit Error Counter	289
D3RPEC	R/W	1E8 _H	74 _H	0000 _H	Receive Parity Bit Error Counter	290
D3RCPEC	R/W	1EC _H	76 _H	0000 _H	Receive CP-Bit Error Counter	290
D3RFEBEC	R/W	1F0 _H	78 _H	0000 _H	Receive FEBE Error Counter	291
D3REXZ	R/W	1F4 _H	7A _H	0000 _H	Receive Exzessive Zero Counter	291
D3RAP	R/W	1F8 _H	7C _H	0000 _H	Alarm Timer Parameter	292



Register	Access	Address (PCI)	Address (Local Bus)	Reset value	Comment	Page
DS2 Transmit	Control F	Registers				
D2TSEL	R/W	200 _H	80 _H	0000 _H	DS2 Transmit Group Select	293
D2TCFG	R/W	204 _H	82 _H	0000 _H	Transmit Configuration	294
D2TCOM	R/W	208 _H	84 _H	0000 _H	Transmit Command	295
D2TLPC	R/W	20C _H	86 _H	0000 _H	Transmit Loopback Code Insertion	296
DS2 Receive	Control R	egisters				
D2RSEL	R/W	220 _H	90 _H	0000 _H	DS2 Receive Group Select	297
D2RCFG	R/W	224 _H	92 _H	0000 _H	Receive Configuration	298
D2RCOM	R/W	228 _H	94 _H	0000 _H	Receive Command	299
D2RIMSK	R/W	22C _H	96 _H	003F _H	Receive Interrupt Mask	301
D2RSTAT	R	230 _H	98 _H	0001 _H	Receive Status	302
D2RLPCS	RD	234 _H	9A _H	0000 _H	Receive Loopback Code Status	304
D2RFEC	R/W	238 _H	9C _H	0000 _H	Receive Framing Bit Error Counter	305
D2RPEC	R/W	23C _H	9E _H	0000 _H	Receive Parity Bit Error Counter	305
D2RAP	R/W	240 _H	A0 _H	0000 _H	Alarm Timer Parameter	306
Test Unit Tran	nsmit Reg	isters				
TUTCFG	R/W	280 _H	C0 _H	0000 _H	Transmit Configuration	308
TUTCOM	W	284 _H	C2 _H	0000 _H	Transmit Command	309
TUTEIR	R/W	288 _H	C4 _H	0000 _H	Transmit Error Insertion Rate	311
TUTFP0	R/W	28C _H	C6 _H	0000 _H	Transmit Fixed Pattern	312
TUTFP1	R/W	290 _H	C8 _H	0000 _H		312
Test Unit Rec	eive Regi	sters				
TURCFG	R/W	2A0 _H	D0 _H	0000 _H	Receive Configuration	313



Register	Access	Address (PCI)	Address (Local Bus)	Reset value	Comment	Page
TURCOM	W	2A4 _H	D2 _H	0000 _H	Receive Command	315
TURERMI	R/W	2A8 _H	D4 _H	0000 _H	Receive Error Rate Measurement Interval	317
TURIMSK	R/W	2AC _H	D6 _H	001F _H	Receive Interrupt Mask	318
TURSTAT	R	2B0 _H	D8 _H	0021 _H	Receive Status	319
TURBC0	R	2B4 _H	DA _H	0000 _H	Receive Bit Counter	321
TURBC1	R	2B8 _H	DC _H	0000 _H	Receive bit Counter	321
TUREC0	R	2BC _H	DE _H	0000 _H	Receive Error Counter	323
TUREC1	R	2C0 _H	E0 _H	0000 _H	Receive Error Counter	
TURFP0	R	2C4 _H	E2 _H	0000 _H	Receive Fixed Pattern	325
TURFP1	R	2C8 _H	E4 _H	0000 _H	Receive Fixed Falleri	320
T1/E1 Framer	transmit	registers				
TREGSEL	R/W	110 _H	08 _H	0000 _H	Transmit T1/E1 Framer Port & Register Select	252
TDATA	R/W	114 _H	0A _H	0000 _H	Transmit T1/E1 Framer Data	253
T1/E1 Framer	receive r	egisters				
	-				Receive T1/E1 Framer	

RREGSEL	R/W	118 _H	0C _H	0000 _H	Receive T1/E1 Framer Port & Register Select	254
RDATA	R/W	11C _H	0E _H	0000 _H	Receive T1/E1 Framer Data	255

Facility data link registers

FREGSEL	R/W	120 _H	10 _H	0000 _H	Facility Data Link Port & Register Select	256	
FDATA	R/W	124 _H	12 _H	0000 _H	Facility Data Link Data	258	
Mailbox registers							

MBE2P0	R/W	140 _H	20 _H	0000 _H	Mailbox Local Bus to PCI Command	259
--------	-----	------------------	-----------------	-------------------	-------------------------------------	-----



Register	Access	Address (PCI)	Address (Local Bus)	Reset value	Comment	Page
MBE2P1 MBE2P2 MBE2P3 MBE2P4 MBE2P5 MBE2P6 MBE2P7	R/W	144 _н 148 _н 14С _н 150 _н 154 _н 158 _н 15С _н	22 _H 24 _H 26 _H 28 _H 2A _H 2C _H 2E _H	0000 _H	Mailbox Local Bus to PCI Data Registers 1 through 7	260
MBP2E0	R/W	160 _H	30 _H	0000 _H	Mailbox PCI to Local Bus Command	261
MBP2E1 MBP2E2 MBP2E3 MBP2E4 MBP2E5 MBP2E6 MBP2E7	R/W	164 _н 168 _н 16С _н 170 _н 174 _н 178 _н 17С _н	32 _H 34 _H 36 _H 38 _H 3A _H 3C _H 3E _H	0000 _H	Mailbox PCI to Local Bus Data Registers 1 through 7	262



8.1.4 Transmit T1/E1 Framer Registers (Indirect Access)

Note: The transmit framer registers will be accessed via registers TREGSEL and TDATA as part of the Local Bus direct access register set. Please refer to page 252 for description of TREGSEL and to page 253 for description of TDATA.

Register	Access	Address	Reset value	Comment	Page		
Control registers							
TCMDR	R/W	00 _H	0000 _H	Command	326		
TFMR	R/W	01 _H	0000 _H	Mode	328		
TLCR0	R/W	02 _H	0000 _H	Loop Code Register 0	330		
TLCR1	R/W	03 _H	0000 _H	Loop Code Register 0	331		
TPRBSC	R/W	04 _H	001F _H	PRBS Control	332		
TFPR0	R/W	05 _H	0000 _H	Fixed Pottorn Pagistor	333		
TFPR1	R/W	06 _H	0000 _H	- Fixed Pattern Register	333		
TPTSL0	R/W	07 _H	FFFF _H	PRBS Time slot Register	334		
TPTSL1	R/W	08 _H	FFFF _H	TRDS TIME SIOL REGISTER	334		
XSP	R/W	09 _H	0000 _H	Spare bit Register	335		

Table 8-4 Transmit T1/E1 Framer Registers





8.1.5 Receive T1/E1 Framer Registers (Indirect Access)

Note: The receive framer registers will be accessed via the registers RREGSEL and RDATA. Please refer to page 254 for description of RREGSEL and to page 255 for description of RDATA.

Register	Register Access		Reset value	Comment	Page	
Control Reg	isters				I	
RCMDR	R/W	00 _H	0000 _H	Command	336	
RFMR	R/W	01 _H	0000 _H	Mode Register	339	
RLCR0	R/W	02 _H	0000 _H	Loop Code Register 0	344	
RLCR1	R/W	03 _H	0000 _H	Loop Code Register 1	345	
RPRBSC	R/W	04 _H	001F _H	PRBS Control	346	
PFPR0	R/W	05 _H	0000 _H	Fixed Dettern Derister	0.47	
RFPR1	R/W	06 _H	0000 _H	Fixed Pattern Register	347	
RPTSL0	R/W	07 _H	$FFFF_H$	DDDC Time alet Degister	249	
RPTSL1	R/W	08 _H	FFFF _H	PRBS Time slot Register	348	
IMR	R/W	09 _H	0000 _H	Interrupt Mask	349	
RFMR1	R/W	0A _H	0000 _H	Mode Register 1	350	
PCD	R/W	0B _H	0015 _H	Pulse Count Detection	351	
PCR	R/W	0C _H	0015 _H	Pulse Count Recovery	352	
Status regis	ters				l	
FRS	R	40 _H	0000 _H	Status	353	
FEC	R	41 _H	0000 _H	Framing Error Counter 35		

Table 8-5 Receive T1/E1 Framer Registers

FRS	R	40 _H	0000 _H	Status	353
FEC	R	41 _H	0000 _H	Framing Error Counter	356
CEC	R	42 _H	0000 _H	CRC Error Counter	357
EBC	R	43 _H	0000 _H	Errored Block Counter	358
BEC	R	44 _H	0000 _H	Bit Error Counter	359



8.1.6 Facility Data Link Registers (Indirect Access)

Note: The FDL registers will be accessed via registers FREGSEL and FDATA.

Register	er Access Address		Reset value	Comment	Page	
RCR1	R/W	00 _H	0000 _H	Receive Configuration Register 1	360	
RCR2	R/W	01 _H	0000 _H	Receive Configuration Register 2	363	
RFF	R	02 _H	0000 _H	Receive FIFO	365	
XCR1	R/W	03 _H	0000 _H	Transmit Configuration Register 1	366	
XCR2	R/W	04 _H	0000 _H	Transmit Configuration Register 2	368	
XFF	W	05 _H	0000 _H	Transmit FIFO	369	
PSR	R	06 _H	0000 _H	Port Status	370	
HND	W	07 _H	0000 _H	Handshake	372	
MSK	R/W	08 _H	0000 _H	Interrupt Mask	375	
RAL	R/W	09 _H	0000 _H	Receive Address Low	376	
RAH	R/W	0A _H	0000 _H	Receive Address High	377	
RSAW1	R	0B _H	0000 _H	Receive S _a Word 1	378	
RSAW2	R	0C _H	0000 _H	Receive S _a Word 2	379	
RSAW3	R	0D _H	0000 _H	Receive S _a Word 3	380	
RSAW4	R	0E _H	0000 _H	Receive S _a Word 4	381	
CRCS1	R	0F _H	0000 _H	CRC Status Counter 1	382	
CRCS2	R	10 _H	0000 _H	CRC Status Counter 2	383	
XSAW1	R/W	11 _H	0000 _H	Transmit S _a Word 1	384	
XSAW2	R/W	12 _H	0000 _H	Transmit S _a Word 2	385	
XSAW3	R/W	13 _H	0000 _H	Transmit S _a Word 3	386	
VSSM	R/W	14 _H	0000 _H	Valid SSM Pattern	387	
VCRC	R/W	15 _H	0000 _H	Valid CRC Count Pattern	388	

Table 8-6 Facility Data Link Registers



8.2 Detailed Register Description

8.2.1 PCI Configuration Register

DID/VID Device ID/Vendor ID

Access	: read
Address	: 00 _H
Reset Value	: 2108110A _H

31	16
DID(15:0)	

15		0
	VID(15:0)	

DID Device ID The device ID identifies the particular device. It is hardwired to value 2108_H. VID Vendor ID The vendor ID identifies the manufacturer of the device. It is hardwired to value 110A_H.



STAT/CMD Status/Command Register

Access	: read/write
Address	: 04 _H
Reset Value	: 02A00000 _H

31	30	29	28	27	26	25	24	23	22	21					16
DPE	SSE	RMA	RTA	0	0′	1 _B	DPED	1	0	1	0	0	0	0	0
15							8		6				2	1	0
0	0	0	0	0	0	0	SE	0	PER	0	0	0	BM	MS	0

DPE	Detected Parity Error						
	This bit will be asserted whenever the TE3-CHATT detects a parity error.						
	0 No parity error detected.						
	1 Parity error detected. This bit will be cleared by writing a '1' to this bit position.						
SSE	Signaled System Error						
	This bit will be asserted whenever the TE3-CHATT asserted SERR. For system error conditions see bit SE.						
	0 No system error signaled.						
	1 System error has been signaled. This bit will be cleared by writing a '1' to this bit position.						
RMA	Received Master Abort						
	This bit will set whenever a transaction in which the TE3-CHATT acted as bus master was terminated with master abort.						
	0 No master abort detected.						
	1 Transaction terminated with master abort. This bit will be cleared by writing a '1' to this bit.						



RTA	Rec	eived Target Abort						
	-	bit will be set whenever a transaction in which the TE3-CHATT d as bus master was terminated with target abort.						
	0	No target abort detected.						
	1	Transaction terminated with target abort. This bit will be cleared by writing a '1' to this bit.						
DPED	Data	a Parity Error Detected						
	0	No data parity error detected.						
	1	The following three conditions are met:						
		•The bus agent asserted PERR itself or observed PERR asserted.						
		•The bus agent acted as bus master for the operation in which the error occurred.						
		 The Parity Error Response Bit is set 						
SE	SER	R Enable						
	This	This bit enables assertion of SERR in case of severe system errors.						
	0	Assertion of SERR disabled.						
	1	Enables report of						
		•Address parity errors •Master abort •Target abort						
PER	Pari	ty Error Response						
		bit enables reporting of parity errors via pin PERR.						
	0	Assertion of PERR disabled.						
	1	Enables the assertion of PERR. See also Data Parity Error Detected.						
BM	Bus	Master						
	This	bit controls a device ability to act as a master on PCI bus.						
	0	Disables the device from generating PCI accesses.						
	1	Allows the device to act as bus master.						
MS	Men	nory Space						
	This	bit controls the device response to memory space accesses.						
	0	Response to memory space accesses disabled.						
	1	Allows a device to respond to memory space accesses.						



CC/RID Class Code/Revision ID

Access	: read
Address	: 08 _H
Reset Value	: 02800001 _H

	24	23		16
BCL(7:0)			SCL(7:0)	
	8	7		0
ICL(7:0)			RID(7:0)	
		BCL(7:0)	BCL(7:0) 8 7	BCL(7:0) SCL(7:0)

The class code, consisting of base class, subsystem class and interface class, is used to identify the generic function of the device and, in some cases, a specific register-level programming interface.

BCL	Base Class
	The base class is hardwired to $02_{\rm H}$, which identifies this device as a network controller.
SCL	Sub Class
	The sub class is hardwired to 80 _H , which together with the base class identifies this device as 'Other network controller'.
ICL	Interface Class
	The interface class is hardwired to 00 _H .
RID	Revision ID
	The revision ID identifies the current version of the device. It is hardwired to $01_{\rm H}$.



BIST/Header Type/Latency Timer/Cache Line Size

Access	: read/write
Address	: 0C _H
Reset Value	: 00000000 _H

			24	23		16
	00 _H				00 _H	
	11	10	8	7		0
LT(7:3)			000 _B		00 _H	
	LT(7:3)	11	11 10	00 _H 11 10 8	00 _H 11 10 8 7	00 _H 00 _H 00 _H

LT Latency Timer

The value of this register times eight specifies, in units of PCI clocks, the value of the latency timer for this PCI bus master.



BAR1 Base Address 1

Access	: read/write
Address	: 10 _H
Reset Value	: 00000000 _H

31													16
					BAR(31:12)							
15	12										2	1	0
	BAR(31:12)	0	0	0	0	0	0	0	0	0	0	0 _B	0

The first base address of the TE3-CHATT is marked as non-prefetchable and can be relocated anywhere in 32 bit address space of PCI memory. The TE3-CHATT supports memory accesses only.

BAR Base Address

The base address will be used for determining the address space of the TE3-CHATT and to do the mapping of the address space. Since the device allocates a total of 4 kByte address space BAR(31:12) are implemented as read/writable.



BAR2 Base Address 2

Access	: read/write
Address	: 14 _H
Reset Value	: 00000000 _H

31															16
							BAR(31:15)							
15												3	2	1	0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0 _B	0

The second base address of the TE3-CHATT is marked as non-prefetchable and can be relocated anywhere in 32 bit address space of PCI memory. The TE3-CHATT supports memory accesses only. All accesses to memory regions defined by BAR2 will be mapped to the local bus.

BAR Base Address

The base address will be used for determining the address space of the memory regions located on the local bus of the TE3-CHATT and to set the mapping of the address space. The TE3-CHATT can access a total of 24 kByte address space on the local bus as a bus master.

In those applications where the master functionality of TE3-CHATT is not needed the second base address register BAR2 may be disabled using bit MEM.BAR2 in the PCI user configuration space.



SID/SVID Subsystem ID/Subsystem vendor ID

Access	: read
Address	: 2C _H
Reset Value	: 00000000 _H

31		16
	SID(15:0)	
15		0
	SVID(15:0)	

SID Subsystem ID The subsystem ID uniquely identifies the add-in board or subsystem where the system resides. The value of SID may be reconfigured after the reset phase of the system via the SPI interface. SVID Subsystem Vendor ID The subsystem vendor ID identifies the vendor of an add-in board or subsystem. The value may be reconfigured after the reset phase of the system via the SPI interface.



ML/MG/IP/IL Maximum Latency/Minimum Grant/Interrupt Pin/Interrupt Line

Access	: read/write
Address	: 3C _H
Reset Value	: 06020100 _H

	24	23		16
ML(7:0)			MG(7:0)	
	8	7		0
IP(7:0)			IL(7:0)	
		ML(7:0) 8	ML(7:0) 8 7	ML(7:0) MG(7:0) 8 7

ML	Maximum Latency
	This value specifies how often the device needs to access the PCI bus in multiples of 1/4 us. The value is hardwired to $\rm 06_{\rm H}.$
MG	Minimum Grant
	This value specifies how long of a burst period the device needs, assuming a clock rate of 33 MHz in multiples of 1/4 us. The value is hardwired to $\rm 02_{H}.$
IP	Interrupt Pin
	The interrupt pin register tells which interrupt pin the device uses. Refer to section 6.2.4 and to section 2.2.6 of the PCI specification Rev. 2.1. The value is hardwired to $01_{\rm H}$.
IL	Interrupt Line
	The interrupt line register is used to communicate interrupt line routing information.



SPI SPI Access Register

Access	: read/write
Address	: 40 _H
Reset Value	: 0000001F _H

31							24	23	16
0	0	0	0	0	0	0	SPIS	SCMD(7:0)	
15							8	7	0
			SBA	(7:0)				SWD(7:0)	

SPIS SPI Start

To start the EEPROM transaction, which is defined in the SPI command, the byte address, and the data field, this bit must be set to '1' by a write transaction through the PCI interface. After the transaction is finished, the start bit is deasserted by the SPI interface controller. This signal must be polled by system software.

SCMD SPI Command

In this register, the SPI command for the next EEPROM transfer must be written before the transaction is started. The following SPI commands are supported:

- 01_H WRSR Write Status Register
- 02_H WRITE Write Data to Memory Array
- 03_H READ Read Data from Memory Array
- 04_H WRDI Reset Write Enable Latch
- 05_H RDSR Read Status Register
- 06_H WREN Set Write Enable Latch
- SBA SPI Byte Address

For read and write transaction to the connected EEPROM, the byte address must be written in this register before the transaction is started.



SD

Register Description

SPI Data

For the write status register transactions and the write data to memory array transactions, the data, that has to be written to the EEPROM, must be written to this register before the transaction is started. After a read status register transaction or read data from memory array transaction has finished (start bit is deasserted), the byte received from the EEPROM is available in this register.



LR Long Request Register

Access	: read/write
Address	: 44 _H
Reset Value	: 00000000 _H

														16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
						I					I			
														0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	LR

LR

Long Request

- 0 The PCI interface deasserts the REQ signal in parallel with the assertion of the FRAME signal.
- 1 The REQ signal will be deasserted in parallel with the deassertion of FRAME.



MEM PCI Memory Command Register

Access	: read/write
Address	: 48 _H
Reset Value	: 000007E6 _H

31	30													17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	BAR2	0
15				11			8	7			4	3			0
0	0	0	0		MW	(3:0)			MRL	.(3:0)			MR	(3:0)	

BAR2 Enable Base Address Register 2

Setting this bit enables Base Address Register 2. Per default base address register two is disabled. If an EEPROM is connected to the SPI interface the value of this bit can be loaded via the EEPROM. Additionally this bit can set using standard PCI configuration write commands.

- 0 Base Address Register 2 is disabled.
- 1 Base Address Register 2 is enabled.

MW Memory Write Command

The value of this register contains the write command to be used during initiator transfers and is set to memory write after reset. The value of this register is configurable during setup of the bridge either by loading the value from EEPROM or by writing from PCI side.

MRL Memory Read Command (Long transfers)

The value of this register defines command to be used for read transfers which are equal or more than two DWORDs and is set to memory read line after reset. The value of this register is configurable during run time of the bridge either by loading the value from EEPROM or by writing from PCI side.

MR Memory Read Command

The value of this register defines command to be used for read transfers of single DWORDs. The value of this register is configurable during run



time of the bridge either by loading the value from EEPROM or by reading or writing from PCI side.



DEBUG PCI Debug Support Register

Access	: read
Address	: 4C _H
Reset Value	: 00000000 _H

31		16
	DSR(31:0)	
15		0
	DSR(31:0)	

DSR Debug Support register

The value of this register contains the address of the next initiator transfer during normal operation. In case of disconnect, retry, master abort and target abort the register contains the address of the failed transaction.




8.2.2 PCI Slave Register

CSPEC_CMD

Channel Specification Command Register

Access	: read/write
Address	: 000 _H
Reset Value	: 00000000 _H



The channel specification registers are the access registers to the chip internal channel database. In order to program or reprogram a channel the channel information must be setup in the channel specification data registers before a channel command can be given. As soon as the channel command is issued the channel information is copied to the chip internal channel database and the device is reconfigured for the intended operation. Since reconfiguration time is dependent on the given command, certain commands generate acknowledge/fail command interrupt vectors to report status of configuration.During this time (command has been given and command interrupt) no further commands are allowed for the same channel. Please note that any command for one channel does not affect operation of any other channel.

For configuration of multiple channels the system software needs to program the channel data registers only once and then can issue channel commands for multiple channels without reprogramming the channel data registers.

Note: Debugging of channel information using the commands 'Receive Debug' or 'Transmit Debug' requires new programming of channel data registers for further operation.

For detailed description of register concept and command concept refer to chapter "Channel Programming / Reprogramming Concept" on Page 163.



CMDX Command Transmit

For detailed description of transmit commands and programming sequences refer to Chapter 6.2.

- 01_H Transmit Init
- 02_H Transmit Off
- 04_H Transmit Abort/Branch
- 08_H Transmit Hold Reset
- 10_H Transmit Debug
- 20_H Transmit Idle
- 40_H Transmit Update
- CMDR Command Receive

For detailed description of receive commands and programming sequences refer to Chapter 6.3.

- 01_H Receive Init
- 02_H Receive Off
- 04_H Receive Abort/Branch
- 08_H Receive Hold Reset
- 10_H Receive Debug
- CHAN Channel select
 - 0..255 Selects the channel to be programmed or debugged.
- Note: Transmit init for a channel must be programmed only after reset or after a transmit off command, i.e. two transmit init commands for the same channel are not allowed.



CSPEC_MODE_REC Channel Specification Mode Receive Register

Access	: read/write
Address	: 004 _H
Reset Value	: 00000000 _H

	31			28	27			24	23							16
	0	0	0	DEL		ACCM	IX(3:0)					RFLA	G(7:0)			
-																
	15	14	13	12	11	10	9	8							1	0
	0	SFDE	TFF	INV	TMP	CRCX	CRC 32	CRC DIS	0	0	0	0	0	0	PMD	(1:0)

DEL	DEL (Delete) Demap									
	This bit enables demapping of the control character DEL $(7F_{H})$. This bit is valid in PPP modes only.									
	0 Disable demapping of control character DEL.									
	1 Enable demapping of control character DEL.									
ACCMX	Extended ACCM									
	In addition to the <i>Channel Specification Receive ACCM Map</i> the user can select four global user definable characters for character demapping in PPP modes. Setting one or more of the bits ACCM(3) through ACCM(0) enables the corresponding character which can be found in register REC_ACCMX.									
	0 Disable the selected character in REC_ACCMX for character demapping.									
	1 Enable the corresponding character in register REC_ACCMX for character demapping.									
RFLAG	Receive Flag									
	Used in transparent mode only. The RFLAG constitutes the flag that is filtered from the received bit stream if enabled via bit TFF.									



SFDE	Short	/Small Frame Drop Enable							
	This bit enables either the drop of short frames or the drop of sma frames. This bit is valid in HLDC and PPP modes only.								
	0	Short Frame Drop. Frames smaller than four bytes payload data (CRC32) or smaller than two bytes payload data (CRC16) are dropped. This function is not available if bit CRCX is enabled.							
	1	Small Frame Drop. Frames (Payload and CRC) which are smaller or equal to CONF3.MINFL are dropped.							
TFF	TMA I	Flag							
		bit enabled flag extraction in TMA mode and is available if non of ts belonging to this channel is masked.							
	0	No flag extraction							
	1	Enable flag extraction. The flag specified in RFLAG will be extracted from the received data stream.							
INV	Bit Inv	version							
	proce	bit inversion is enabled incoming channel data is inverted before ssed by the protocol machine. E.g. incoming octet 81_H will be nized as idle flag in HDLC mode.							
	0	No Bit Inversion							
	1	Bit Inversion							
TMP	Trans	parent Mode Packing							
		it enables the transparent mode packing and is valid in TMA mode This feature is applicable if at least one bit in any time slot is ed.							
	0	Incoming masked bits are substituted with '1'. The non-used (masked) data bits are substituted by '1's.							
	1	If subchanneling is used in transparent mode (i.e. less than 8 bits of a time slot are used), the non-used (masked) data bits are discarded.							
CRCX	CRC	Transfer							
		bit enables the capability to store the CRC checksum of incoming backets in system memory together with the payload data.							
	0	The CRC checksum from the incoming data packet will be removed from the packet and not transferred to the shared memory.							
	1	The CRC checksum together with the payload data is transferred to the shared memory.							

201



CRC32	CRC32 Select								
	of inco	This bit selects the generator polynomial in the receiver. The checksum of incoming data packets will be compared against CRC16 or CRC32. CRC Select is valid in HDLC and PPP modes only.							
	0	Select CRC16 checksum.							
	1	Select CRC32 checksum.							
CRCDIS	CRC (Check Disable							
	This bit disables CRC Check in HDLC and PPP protocol modes.								
	0	CRC check is enabled.							
	1	CRC check is disabled.							
PMD	Protocol Machine Mode								
	These	bit fields select the protocol machine mode in receive direction.							
	00 _B	Select HDLC operation.							
	01 _B	Select Bit synchronous PPP.							
	40	Calact Dute supervise DDD							

- 10_B Select Byte synchronous PPP.
- 11_B Select Transparent Mode.



CSPEC_REC_ACCM Channel Specification Receive ACCM Map Register

Access	: read/write
Address	: 008 _H
Reset Value	: 00000000 _H

31															16
$1F_{\rm H}$	1E _H	1D _H	1C _H	1B _H	1A _H	19 _H	18 _H	17 _H	16 _H	15 _H	14 _H	13 _H	12 _H	11 _H	10 _H
15															0
$0F_{H}$	0E _H	0D _H	0C _H	0B _H	0A _H	09 _H	08 _H	07 _H	06 _H	05 _H	04 _H	03 _H	02 _H	01 _H	00 _H

Any of the given characters can be selected for character demapping. If a bit is set the corresponding character is expected to be mapped by the control ESC character and is removed if received. These bits are valid in octet synchronous PPP modes only.

Note: If this register needs to be reprogrammed, it must be done **before** accessing the register CSPEC_MODE_REC.



CSPEC_MODE_XMIT Channel Specification Mode Transmit Register

Access	: read/write
Address	: 014 _H
Reset Value	: 00000000 _H

31							24	23						16
			FNU	M(7:0)					TFLA	G(7:0)				
15		13	12	11		9	8	7		4	3		1	0
15		15	12			3	0	1		4	3		I	0
IFTF	0	FA	INV	TMP	0	CRC 32	CRC DIS		ACCMX(3:0)		DEL	0	PMD	0(1:0)

FNUM	Flag number							
	FNUM denotes the number of flags send between two frames. The flag number can be updated during transmission with command 'Transmit Update'.							
	0 One flag is sent between two frames (shared flag).							
	1255 FNUM+1 flags are sent between two frames.							
TFLAG	Transparent flag							
	Only valid if transparent mode is selected and if FA is enabled. TFLAG constitutes the flag that is inserted into the transmit bit stream.							
IFTF	Interframe Time Fill							
	This bit determines the interframe time fill in HDLC and PPP modes.							
	0 Interframe time fill is 7E _H .							
	1 Interframe time fill is FF _H .							
FA	Flag Adjustment							
	Only valid if transparent mode is selected.							
	0 The value FF_H is sent in sent in all TMA mode exception conditions.							
	1 The value specified in TFLAG is sent in all TMA mode exception conditions (e.g. idle). This bit can be set only when none of the bits belonging to this channels is masked.							



INV	Bit Inversion								
	If bit inversion is enabled outgoing channel data is inverted after processed by the protocol machine. E.g. a outgoing idle flag is transmitted as octet $81_{\rm H}$ in HDLC mode.								
	0 Disable bit inversion.								
	1 Enable bit inversion.								
TMP	Transparent Mode Pack								
	This bit enables the transparent mode packing and is valid in TMA mode only. This feature is applicable if at least one bit in any time slot is masked.								
	0 If subchanneling is used outgoing masked bits of data octet are discarded and substituted with '1'.								
	1 If subchanneling is used outgoing masked bits are sent as '1'. The remaining bits of data are sent in the next time slot.								
CRC32	CRC 32 Select								
	This bit selects the generator polynomial in the transmitter. The checksum of outgoing data packets will be generated according to CRC16 or CRC32. CRC32 Select is valid in HDLC and PPP modes only.								
	0 Select CRC16 generation.								
	1 Select CRC32 generation.								
CRCDIS	CRC Disable								
	This bit enables generation and transmission of a CRC checksum. CRC disable is valid in HDLC and PPP modes only.								
	0 CRC generation and transmission is disabled.								
	1 CRC generation and transmission is enabled.								
ACCMX	Enable extended ACCM character								
	The selected bits in bit field ACCMX denote the enabled characters in XMIT_ACCMX.								
	In addition to the <i>Channel Specification Transmit ACCM Map</i> the user can select four global user definable characters for character mapping in PPP modes. Setting one or more of the bits ACCM(3) through ACCM(0) enables the corresponding character which can be found in register XMIT_ACCMX.								
	0 Disable the selected character in XMIT_ACCMX for character mapping.								
	1 Enable the corresponding character in register XMIT_ACCMX for character mapping.								



DEL	DEL (Delete) Map Flag							
	This bit enables mapping of the control character DEL ($7F_H$). This bit is valid in PPP modes only.							
	0 Disable mapping of DEL.							
	1 Enable mapping of DEL.							
PMD	Protocol Machine Mode							
	This bit field selects the protocol machine mode in transmit direction.							
	00 _B Select HDLC operation.							
	01 _B Select Bit synchronous PPP.							
	10 _B Select Byte synchronous PPP.							
	11 _B Select Transparent Mode.							



CSPEC_XMIT_ACCM Channel Specification Transmit ACCM Map Register

Access	: read/write
Address	: 018 _H
Reset Value	: 00000000 _H

31															16
1F _H	1E _H	1D _H	1C _H	1B _H	1A _H	19 _H	18 _H	17 _H	16 _H	15 _H	14 _H	13 _H	12 _H	11 _H	10 _H
15															0
0E	05		00	0P	0.0	00	09	07	06	05	04 _H	02	02	01	00 _H

Any of the given characters can be selected for character mapping. If a bit is set the corresponding character will be mapped by the control ESC character. These bits are valid in octet synchronous PPP modes only.



CSPEC_BUFFER Channel Specification Buffer Configuration Register

Access	: read/write						
Address	: 020 _H						
Reset Value	: 00200000 _H						

TQUEUE(2:0) ITBS(12:0)	
15 12 11 8 6 4 3	0
TBFTC(3:0) TBRTC(3:0) 0 RQUEUE(2:0) RB [*]	TC(3:0)

TQUEUE	Transmit Interrupt Vector Queue					
	This bit field determines the interrupt queue where channel interrupts transmit will be stored.					
ITBS	Individual transmit buffer size					
	Note: Please note that the internal architecture is 32 bit wide. Therefore each buffer location corresponds to four data octets.					
	The transmit buffer size configures the number of internal transmit buffer locations for a particular channel. Buffer locations will be allocated on command transmit init and released after command transmit off.					
	Note: The sum of transmit forward threshold and transmit refill threshold must be smaller than the internal buffer size.					
TBRTC	Transmit Buffer Refill Threshold Code					
	Note: Please note that the internal architecture is 32 bit wide. Therefore each buffer location corresponds to four data octets.					
	TBRTC is a coding for the transmit refill threshold. Please refer to Table 8-7 for correspondence between code and threshold.					
	The internal transmit buffer has a programmable number of buffer locations per channel. When the number of free locations reaches the transmit buffer refill threshold the internal transmit buffer requests new data from the data management unit.					



TBFTC Transmit Buffer Forward Threshold Code

Note: Please note that the internal architecture is 32 bit wide. Therefore each buffer location corresponds to four data octets.

TBFTC is a coding for the transmit buffer forward threshold. Please refer to **Table 8-7** for correspondence between code and threshold.

The transmit buffer forward threshold code determines the number of buffer locations which must be filled until the protocol machine starts transmission. Nevertheless the transmit buffer forwards data packets to the protocol machine as soon as a whole packet or the end of a packet is stored in the transmit buffer.

RQUEUE Receive Interrupt Queue.

This bit field determines the interrupt queue number where channel interrupts receive will be stored.

- RBTC Receive Buffer Threshold Code
 - Note: Please note that the internal architecture is 32 bit wide. Therefore each buffer location corresponds to four data octets.

RBTC is a coding for the receive buffer threshold. Please refer to **Table 8-7** for correspondence between code and threshold.

The receive buffer threshold determines the maximum packet size in DWORDs which will be stored in the internal receive buffer for a specific channel. When the packet size reaches the receive buffer threshold or a packet has been completely received, the packet will be forwarded to system memory.

Coding	Threshold in DWORDs	RBTC	TBRTC	TBFTC	TPBL
0000 _B	1	х	x	х	х
0001 _B	4	х	x	x	х
0010 _B	8	х	x	х	х
0011 _B	12	х	x	х	х
0100 _B	16	х	x	х	х
0101 _B	24	х	x	x	х
0110 _B	32	х	x	х	х
0111 _B	40	х	х	х	х
1000 _B	48	х	х	х	х

Table 8-7 Threshold Codings



Coding	Threshold in DWORDs	RBTC	TBRTC	TBFTC	TPBL
1001 _B	64	х	x	x	х
1010 _B	96			x	
1011 _B	128			x	
1100 _B	192	Not	Valid	х	Not
1101 _B	256			х	Valid
1110 _B	384			х	
1111 _B	512			х	



CSPEC_FRDA Channel Specification FRDA Register

Access	: read/write
Address	: 024 _H
Reset Value	: 00000000 _H

			16
FRDA(31:2)			
	2	1	0
FRDA(31:2)		0	0
-		2	2 1

FRDA First Receive Descriptor Address

This 30-bit pointer contains the start address of the first receive descriptor. The receive descriptor is read entirely after the first request of the receive buffer and stored in the on-chip channel database. Therefore all information in the descriptor pointed to by FRDA must be valid when the data management unit branches to this descriptor.

The user can specify a new First Receive Descriptor Address using receive abort/branch command. In this case the First Receive Descriptor Address (FRDA) is used as a pointer to a new linked list. See details on commands in section "Channel Commands" on Page 164.



CSPEC_FTDA Channel Specification FTDA Register

Access	: read/write
Address	: 028 _H
Reset Value	: 00000000 _H

31			16
	FTDA(31:2)		
15			0
	FTDA(31:2)	0	0

FTDA First Transmit Descriptor Address

This 30-bit pointer contains the start address of the first transmit descriptor. The transmit descriptor is read entirely after the first request of the transmit buffer and stored in the on-chip channel database. Therefore all information in the descriptor pointed to by FTDA must be valid when the data management unit branches to this descriptor.

The user can specify a new First Transmit Descriptor Address using the 'Transmit Abort/Branch' command. In this case the first transmit descriptor address (FTDA) is used as a pointer to a new linked list. See details on commands in **Chapter 6.2**.



CSPEC_IMASK Channel Specification Interrupt Vector Mask Register

Access	: read/write
Address	: 02C _H
Reset Value	: 00000000 _H

31	30		28					23	22						16
0	TAB	0	HTAB	0	0	0	0	UR	TFE	0	0	0	0	0	тсс
15	14	13	12	11	10	9	8	7	6	5		3	2		0
0	RAB	RFE	HRAB	MFL	RFOD	CRC	ILEN	RFOP	SF	IFTC	0	SFD	SD	0	RCC

For each channel or command related interrupt vector an interrupt vector generation mask is provided. Generation of an interrupt vector itself does not necessarily result in assertion of the interrupt pin. For description of interrupt concept and interrupt vectors see **Chapter 4.13.1**.

The following definition applies:

- 1 The device will not generate the corresponding interrupt vector, i.e. the interrupt vector is masked.
- 0 An interrupt condition results in generation of the corresponding interrupt vector.

Channel Interrupt Vector Transmit

- TAB Mask 'Transmit Abort'
- HTAB Mask 'Hold Caused Transmit Abort'
- UR Mask 'Transmit Underrun'
- TFE Mask 'Transmit Frame End'

Command Interrupt Vector Transmit

TTC Mask 'Transmit Command Complete'



Command Interrupt Vector Receive

RAB	Mask 'Receive Abort'
RFE	Mask 'Receive Frame End'
HRAB	Mask 'Hold Caused Receive Abort'
MFL	Mask 'Maximum Frame Length Exceeded'
RFOD	Mask 'Receive Frame Overflow DMU'
CRC	Mask 'CRC Error'
ILEN	Mask 'Invalid Length'
RFOP	Mask 'Receive Frame Overflow'
SF	Mask 'Short Frame Detected'
IFTC	Mask 'Interframe Time-fill Flag' and 'Interframe Time-fill Idle'
SFD	Mask 'Short Frame Dropped'
SD	Mask 'Silent Discard'
RCC	Mask 'Receive Command Complete'



CONF1 Configuration Register 1

Access	: read/write
Address	: 040 _H
Reset Value	: 820000F0 _H

31						25	24	23		21	20				16
IIP	0	0	0	0	0	STOP	SRST	0	0	MFLE		MFL(12:0)			
15							8	7	6	5	4	3	2	1	0
	MFL(12:0)								PBIM	RBIM	RFIM	SFL	RBM	LBE	oDev

IIP Initialization in Progress (Read Only)

After reset (hardware reset or software reset) the internal RAM's are self initialized by the TE3-CHATT. During this time (approx. 250 μs) no other accesses to the device than reading register CONF1 or FCONF are allowed. This bit must be polled until it has been deasserted by the TE3-CHATT.

- 0 Self initialization has finished.
- 1 Self initialization in progress.

STOP Stop

After reset the TE3-CHATT can be switched to 'Fast Initialization' mode. During stop mode internal RAM's will not be accesses by internal state machines. This mode is for test purposes only and allows writing or reading the internal RAM's.

- 0 Device is in normal operation. This bit must be set to zero after chip initialization. See also "Mode Initialization" on Page 170.
- 1 Device is in 'Fast Initialization Mode'. This function is used for test purposes only.

SRST Software Reset

This bit issues a software reset to the TE3-CHATT. During software reset all interfaces except PCI interface are forced into their idle state. After software reset is set the TE3-CHATT starts its self initialization and



	IIP will be asserted. When IIP is deasserted system software can reset SRST to '0' to start normal operation again.							
	0 Normal operation							
	1 Start software reset.							
MFLE	Maximum Frame Length Check Enable							
	0 Disable maximum frame length check.							
	1 Enable maximum frame length check.							
MFL	Maximum Frame Length							
	MFL defines the maximum length of incoming data packets. Packets exceeding the specified length are reported in the status field of the receive descriptor and if selected in an additional channel interrupt.							
MBIM	Mailbox Interrupt Vector Mask							
	This bit enables or disables mailbox system interrupt vectors generated by the mailbox.							
	0 Enable interrupt vector.							
	1 Disable interrupt vector.							
PBIM	PCI Bridge Interrupt Vector Mask							
	This bit enables or disables the 'PCI Access Error' interrupt vector generated by the PCI bridge.							
	0 Enable interrupt vector.							
	1 Disable interrupt vector.							
RBIM	Receive Buffer Interrupt Vector Mask							
	This bit enables or disables system interrupt vectors 'Receive Buffer Queue Early Warning' and 'Receive Buffer Action Queue Early Warning' which are generated by the receive buffer. RBIM is valid only if bit RBM is set.							
	0 Enable interrupt vector.							
	1 Disable interrupt vector.							
RFIM	Receive Buffer Failed Interrupt Vector Mask							
	This bit enables or disables the 'Receive Buffer Access Failed' interrupt vector.							
	0 Enable interrupt vector.							
	1 Disable interrupt vector.							



SFL	Short Frame Length							
	This bit is a global parameter which defines the length of short frames for all channels.							
RBM	0 Short frame is defined as a frame containing less than 4 bytes (CRC16) or less than 6 bytes (CRC32).							
	1 Short frame is defined as a frame containing less than 2 bytes (CRC16) or less than 4 bytes (CRC32).							
RBM	Receive Buffer Monitor							
RDIVI	This bit is provided to switch between two monitoring functions of the receive buffer. Receive buffer monitor functions are available in register RBTH and RBMON.							
	0 The minimum free pool count is captured in register RBTH.							
	1 An interrupt is generated, if the free pool counter falls below the value programmed in register RBTH.							
LBE	Little/Big Endian Byte Swap							
	This bit enables the little or big endian mode, which affects the data structures pointed to by data pointer of receive or transmit descriptor in system memory. Registers, interrupt vectors or descriptors are not affected by little/big endian byte swap.							
	0 Switch data section to little endian mode.							
	1 Switch data section to big endian mode.							



CONF2 Configuration Register 2

Access	: read/write
Address	: 044 _H
Reset Value	: 00000000 _H

31	30		28	27	26	24	23	22	21	20		16
0	SYSQ(2:0)		0	PORTQ	(2:0)		TBE	RSPEN		SPA(4:0)		
15		13	12			8	7					0
RCL	0	0		LPID(4:0)						LCID(7:0))	

SYSQ	System Interrupt Queue
	SYSQ sets up the interrupt queue where system interrupt vectors will be written to. One system interrupt queue can be selected for system interrupts.
PORTQ(2:0)	Port Interrupt Vector Queue
	PORTQ sets up the interrupt queue where port interrupt vectors will be written to. One interrupt queue can be selected for port interrupts.
TBE	Test Breakout Enable
	This bit enables the test breakout function. The incoming signals of the port selected via LPID are switched to the test ports and the incoming signals on the test port replace the output signals of the selected port. Setting TBE enables the selected port (tri-state no longer active) and has priority over functions selected in register PMR and priority over bit RSPEN. The port may be disabled using register REN and TEN to disable internal processing while test function is active.
	0 Disable test function.
	1 Enable test function.
RSPEN	Receive Synchronization Pulse Enable
	0 The selected transmit clock of port zero is visible on pin TCLKO. This function is available when port zero is operated in unchannelized mode.



- 1 The internally generated synchronization pulse of input port CONF2.SPA is switched to pin RSPO for test purposes.
- SPA Synchronization Pulse Access

This bit field selects one framer 0..27 whose synchronization pulse can be externally monitored. Only valid if RSPEN is set.

RCL Remote Channel Loop

The remote channel loop switches incoming data of one channel to the outgoing bit stream of the same channel. The bit rate of the receiver and the transmitter must be the same. The channel to be looped can be selected using bit field LCID. One channel at a time can be looped.

- 0 Disable remote channel loop.
- 1 Enable remote channel loop.
- LPID Port Identifier

This bit field selects the port which shall be switched to the test port. See also bit CONF1.TBE.

LCID Loop Channel Identifier

This bit field selects the channel which shall be looped through the internal loop buffer.



CONF3 Configuration Register 3

Access	: read/write
Address	: 048 _H
Reset Value	: 00090000 _H

31												19			16
0	0	0	0	0	0	0	0	0	0	0	0	TPBL(3:0)			
15		13					8								0
0	0	MINFL(5:0)						0	0	0	0	0	0	0	0

TPBL Transmit Packet Burst Length This bit field is a coding for the maximum burst length on PCI bus, when data management unit fetches transmit packets. Please refer to Table 8-7 "Threshold Codings" on Page 209 for correspondence between code and maximum burst length.

MINFL Minimum Frame Length

Only valid for those channel which have bit CSPEC_MODE_REC.SFDE set. MINFL sets the minimum frame length in bytes (payload bytes and CRC bytes) for frames which will be forwarded to system memory. If enabled the receive buffer will drop frames which are smaller or equal to the programmed value MINFL to avoid wasting of PCI bandwidth in case of error conditions. The small frame check is disabled, if MINFL is set to zero.

Note: Since the receive packets will be dropped inside the receive buffer, the receive packet threshold CSPEC_BUFFER.RTC has to be greater than MINFL/4 in order to work properly.



RBAFT Receive Buffer Access Failed Interrupt Threshold Register

Access	: read/write
Address	: 04C _H
Reset Value	: 00000000 _H

31		16
	RBAFT(31:0)	
15		0
	RBAFT(31:0)	

RBAFT Receive Buffer Access Failed Interrupt Threshold This register sets the threshold for the 'Receive Buffer Access Failed' interrupt vector.



SFDT Small Frame Dropped Interrupt Threshold Register

Access	: read/write
Address	: 050 _H
Reset Value	: 00000000 _H

31		16
	SFDIT(31:0)	
15		0
	SFDIT(31:0)	

SFDIT Small Frame Dropped Interrupt Vector Threshold

The programmed threshold defines the threshold for the 'Small Frame Dropped' interrupt vector. As soon as the internal number of dropped, small frames reaches the programmed value a channel interrupt vector with bit SFD set will be generated. The actual value of dropped frames can be read using register SFDC. The value is applied to all 256 channels.



PMIAR Port Mode Indirect Access Register

Access	: read/write
Address	: 060 _H
Reset Value	: 00000000 _H

31								23							
0	0	0	0	0	0	0	0	AIP	0	0	0	0	0	0	0
								1						1	
15											4				0
0	0	0	0	0	0	0	0	0	0	0	PORT(4:0)				

- Note: This register is an indirect access register which must be programmed before accessing the register PMR.
- AIP Auto Increment Port

This bit enables the auto increment function of bit field PORT. Each read/ write access to register PMR increments PORT. This allows to program multiple, consecutive ports without accessing PMIAR again.

- 0 Disable auto increment function.
- 1 Enable auto increment function.
- PORT Port Select

This bit field selects the port number, which can be accessed via register PMR.

0..27 Port Number



PMR Port Mode Register

Access	: read/write
Address	: 064 _H
Reset Value	: 0104C000 _H

31			28				24		22				18		16
	PCM	(3:0)		0	0	0		000 _B		0	0	0		000 _B	
15	14	13	12	11	10	9	8	7	6	5					0
RIM	TIM	0	TXR	0	0	CTFSD	LT	RLL	RPL	LPL	0	0	0	0	0

Note: Effected port is selected via register PMIAR. All settings in this register affect the selected port only.

PCM	Select Port Mode							
	This bit field selects the port mode.							
	0000 _в Т1 mode (1.544 MHz)							
	1000 _B E1 mode (2.048 MHz)							
	1111 _B Unchannelized mode							
RIM	Receive Synchronization Error Interrupt Vector Mask							
	This bit disables generation of the port interrupt vector receive. See "Port Interrupts" on Page 128 for description of interrupt vectors.							
	0 Enable							
	1 Disable							
TIM	Transmit Synchronization Error Interrupt Vector Mask							
	This bit disables generation of the port interrupt vector transmit. See "Port Interrupts" on Page 128 for description of interrupt vectors.							
	0 Enable							
	1 Disable							



TXR	Transmit Data Rising								
	This bit defines the edge the common transmit frame synchronization pulse CTFS is sampled on with respect to the common transmit cloor CTCLK.								
	0	CTFS is sampled on the rising edge of CTCLK.							
	1	CTFS is sampled on the falling edge of CTCLK.							
CTFSD	Comr	non transmit frame synchronization disable							
	0	Bit 0 of transmit data is synchronized to CTFS.							
	1	Synchronization of data to CTFS is disabled.							
LT	Loope	ed Timing							
	transr	bit selects the transmit clock in TE3-CHATT. Per default the mit clock of the selected tributary is the common transmit clock. If '1' the corresponding tributary is switched into looped timed mode.							
	0	Select normal operation mode.							
	1	Select looped timing mode.							
RLL	Remo	ote Line Loop							
	This b	bit enables the remote line loop of the selected port.							
	0	Disable remote line loop.							
	1	Enable remote line loop.							
RPL	Remo	ote Payload Loop							
	This b	bit enables the remote payload loop of the selected port.							
	0	Disable remote payload loop.							
	1	Enable remote payload loop.							
LPL	Local	Port Loop							
	are c	bit enables the local port loop on the selected port. When local loops losed, the corresponding transmit clock and the synchronization is switched to the receive port.							
	0	Disable local port loop.							
	1	Enable local port loop.							



REN Receive Enable Register

Access	: read/write
Address	: 068 _H
Reset Value	: 00000000 _H

31				27	16
0	0	0	0	REN(27:0)	

15 0 REN(27:0)

REN Receive Enable

Setting a bit in this bit field enables the receive function of the selected port. After reset all ports are disabled and thus all incoming receive data is discarded. While a port is disabled communication between port handler, time slot assigner and synchronization function is disabled. A port should be enabled if it is correctly configured using registers PMIAR and PMR.

- 0 Disable receive port.
- 1 Enable receive port.



TEN Transmit Enable Register

Access	: read/write
Address	: 06C _H
Reset Value	: 00000000 _H

31				27	16
0	0	0	0	TEN(27:0)	

15 0 TEN(27:0)

TEN Transmit Enable

This bit field enables the transmit function of the selected port. After reset all transmit ports are disabled and thus all TD lines are set to tri-state. While a port is reset the communication between port handler, time slot assigner and synchronization function is disabled. After the port mode has been selected using register PMIAR and PMR a transmit port can be enabled.



TSAIA Time slot Assignment Indirect Access Register

Access	: read/write
Address	: 070 _H
Reset Value	: 00000000 _H

							23							16
0	0	0	0	0	0	0	AIT	0	0	0	0	0	0	0
		12				8				4				0
		PORT(4:0)						0			TS	NUM(4	:0)	
	0	0 0		12	12	12	12 8	0 0 0 0 0 0 0 AIT	0 0 0 0 0 0 0 0 AIT 0	0 0 0 0 0 0 0 AIT 0 0	0 0 0 0 0 0 0 AIT 0 0 0 12 8 4	0 0 0 0 0 0 0 AIT 0 0 0 0 12 8 4	0 0 0 0 0 0 0 AIT 0 0 0 0 0 12 8 4	0 0 0 0 0 0 0 0 AIT 0 0 0 0 0 0 0 12 8 4

DIR	Direction						
	This bit select the direction for which programming is valid.						
	0 Program time slots in receive direction.						
	1 Program time slots in transmit direction.						
AIT	Auto Increment Time slot						
	This bit enables the auto increment function of bit field TSNUM. Each read/write access to register TSAD increments TSNUM. This allows to program multiple, consecutive time slots without accessing TSAIA again.						
	0 Disable auto increment function.						
	1 Enable auto increment function.						
PORT	Port Select						
	This bit field selects the port number, which can be accessed via register TSAIA.						
	027 Port number						



TSNUM Time Slot Number

This bit field selects the time slots, which can be accessed via register TSAIA.

Valid time slot numbers are:

0..23 T1, Unchannelized

0..31 E1



TSAD Time slot Assignment Data Register

Access	: read/write
Address	: 074 _H
Reset Value	: 02000000 _H

31						25	24								
0	0	0	0	0	0	INHI BIT	TMA 1ST	0	0	0	0	0	0	0	0
15							8	7							0
	CHAN(7:0)									MAS	< (7:0)				

Note: The time slot assignment data register assigns a channel and a mask to a specific port/time slot combination. The related port/time slot must be chosen by accessing TSAIA.

The time slot assignment has to be done before a specific channel is configured for operation. After operation the port/time slot assignment of a particular channel has to be set to inhibit.

INHIBIT Inhibit Time slot

This bit disabled processing of the selected port/time slot.

- 0 The time slot is enabled.
- 1 The time slot is disabled. In receive direction incoming octets are discarded. In transmit direction the octet of this time slot and port is set to FF_H.
- TMA1ST TMA First

This bit marks the first time slot belonging to a TMA superchannel for TMA synchronization. Receiver starts processing data on the marked time slot. In transmit direction data transmission is started on the marked time slot. If TMA channel uses only one time slot this bit must be set.

CHAN Channel Number

This bit field selects the channel number which will be associated to the port and time slot which is selected in register TSAIA.



MASK Mask Bits

Setting a bit in this bit field selects the corresponding bit in a time slot which is enabled for operation.

- 0 In receive direction the corresponding bit is discarded. In transmit direction the bit is sent as '1'.
- 1 In receive direction the corresponding bit is forwarded to the protocol machine (via time slot assigner). In transmit direction data on the serial line is generated by the protocol machine.



REC_ACCMX Receive Extended ACCM Map Register

Access	: read/write
Address	: 080 _H
Reset Value	: 00000000 _H

31		24	23		16
	CHAR3(7:0)			CHAR2(7:0)	
15		8	7		0
	CHAR1(7:0)			CHAR0(7:0)	

This register is only used by channels operated in octet synchronous PPP mode. A character written to this register is mapped with a control escape sequence, if the corresponding enable flag is set in the corresponding bit CSPEC_MODE_REC.ACCMX(3:0).



RBAFC Receive Buffer Access Failed Counter Register

Access	: read
Address	: 084 _H
Reset Value	: 00000000 _H

31		16
	RBAFC(31:0)	
15		0
	RBAFC(31:0)	

RBAFC Receive Buffer Access Failed Counter The read value of this register defines the number of packets which have been discarded due to inaccessibility of the internal receive buffer. A read access resets the counter to zero.



SFDIA Small Frame Dropped Indirect Access Register

Access	: read/write
Address	: 088 _H
Reset Value	: 00000000 _H

31								23	22						16
0	0	0	0	0	0	0	0	AIC	CLR	0	0	0	0	0	0
						I					I			1	
15								7							0
0	0	0	0	0	0	0	0				CHAN	N(7:0)			

AIC	Auto Increment Channel						
	read/	bit enables the auto increment function of bit field CHAN. Each write access to register SFD increments CHAN by two. This allows ad the status of multiple channels without accessing SFDIA again.					
	0	Disable auto increment function.					
	1	Enable auto increment function.					
CLR	Clear						
	This I	pit enables the counter mode on reads to register SFDC.					
	0	Read of register SFDC does not affect the small frame dropped counter.					
	1	After reading register SFDC the value of the small frame dropped counter will be reset to zero.					
CHAN	Chan	nel Number					
	This I SFDC	bit field selects the channel, whose status can be read in register C.					
	025	5 Channel number					



SFDC Small Frame Dropped Counter Register

Access	: read
Address	: 08C _H
Reset Value	: 00000000 _H

31		16
	SFDC++(15:0)	
15		0
	SFDC(15:0)	

These both bit fields show the current value of the small frame dropped counter of the channel N and N+1 selected via SFDIA.CHAN. Dependent on bit field SFDIA.CLR the counter will be cleared after they are read.

 SFDC++
 Small Frame Dropped Counter for Channel N+1

 The number of dropped, small frames of channel SFDIA.CHAN+1.

 SFDC
 Small Frame Dropped Counter

 The number of dropped, small frames of channel SFDIA.CHAN.



XMIT_ACCMX Transmit Extended ACCM Map

Access	: read/write
Address	: 090 _H
Reset Value	: 00000000 _H

	24	23		16
CHAR3(7:0)			CHAR2(7:0)	
	8	7		0
CHAR1(7:0)			CHAR0(7:0)	
		CHAR3(7:0) 8	CHAR3(7:0) 8 7	CHAR3(7:0) CHAR2(7:0) 8 7

This register is only used by a channel in octet synchronous PPP mode. A character written to this register will be mapped with a Control Escape sequence, if the corresponding enable flag is set in the CSPEC_MODE_XMIT register (ACCMX(3:0)).



RBMON Receive Buffer Monitor Indirect Access Register

Access	: read
Address	: 0B0 _H
Reset Value	: 02000BFF _H

				25	16
0 0 0	0	0	0	RBAQC(9:0)	
	-				
15		11			0
0 0 0	0			RBFPC(11:0)	

RBAQCReceive Buffer Action Queue Free CountThe value of this register determines the actual number of free actions
inside the receive buffer.RBFPCReceive Buffer Free Pool Count

The value of this register determines the actual number of free buffer locations inside the receive buffer. After reset a total number of 3072 receive buffer locations, which equals 12kB receive buffer, is available.



RBTH Receive Buffer Threshold Register

Access	: read/write
Address	: 0B4 _H
Reset Value	: 02000001 _H

31						25	16
0	0	0	0	0	0	RBAQTH(9:0)	
15				11			0
0	0	0	0			RBTH(11:0)	

RBAQTH	Receive Buffer Action Queue Free Pool Threshold Function of RBAQTH is dependent on bit CONF1.RBM. CONF1.RBM = '0': The minimum value of RBMON.RBAQC, which occurred since the last reset or the last read of this register, is captures in here. CONF1.RBM = '1': A 'Receive Buffer Action Queue Early Warning' interrupt will be generated, if the receive buffer action queue free pool drops below the value programmed in bit field RBAQTH. The value to be programmed must be in the range of 000 _H to 1FF _H .
RBTH	Receive Buffer Free Pool Threshold Function of RBTH is dependent on CONF1.RBM. CONF1.RBM = '0': The minimum value of RBMON.RBFP, which occurred since the last reset or the last read of this register, is captured in here. CONF1.RBM = '1': A 'Receive Buffer Queue Early Warning' interrupt vector will be generated, if the receive buffer free pool drops below the value programmed in bit field RBTH.



IQIA Interrupt Queue Indirect Access Register

Access	: read/write
Address	: 0E0 _H
Reset Value	: 00000000 _H

31												19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	DBG	SIQM	SIQL	SIQBA
15												3			0
0	0	0	0	0	0	0	0	0	0	0	0		Q(3	3:0)	

DBG Debug

This bit selects the debug mode of the interrupt controller. When DEBUG is set, the actual values of interrupt queue base address, interrupt queue length and high priority interrupt queue mask of queue Q are copied to register IQBA, IQL and IQMASK. The value can be read with a following access to these registers.

- Note: Setting DEBUG is only allowed, if neither SIQBA, SIQL and SIQM are set.
- 0 No operation
- 1 Enable debug mode.

SIQM Set High Priority Interrupt Queue Mask

This bit field enables setup of the high priority interrupt queue mask of queue Q. The value to be programmed has to be configured via register IQMASK prior to a write access to this bit.

- 0 No operation
- 1 Set high priority mask.



SIQL Set Interrupt Queue Length This bit field enables setup of the interrupt queue length of queue Q. The value to be programmed has to be configured via register IQL prior to a write access to this bit. 0 No operation 1 Set interrupt aueue length. SIQBA Set Interrupt Queue Base address This bit field enables setup of the interrupt queue base address of queue Q. The value to be programmed has to be configured via register IQBA prior to a write access to this bit. 0 No operation 1 Update interrupt queue base address with value programmed in register IQBA. Q Interrupt Queue Number This bit field determines the interrupt queue number for which programming is valid. The first eight (0..7) interrupt queues are used for channel, port and system interrupt vectors, while the last interrupt queue (8) is used for command interrupt vectors. Interrupt queue number seven is per default the high priority interrupt queue. System software may setup the interrupt queue high priority mask, the interrupt queue length and the interrupt queue base address simultaneously by setting SIQL, SIQBA and SIQM. The command interrupt queue has a fixed length of two times 256 DWORDs, that is one DWORD for each interrupt vector. It is possible to setup the interrupt queue high priority mask, the interrupt queue length and the interrupt queue base address concurrently by setting SIQBA, SIQL and SIQM to '1'. Note: Programming of interrupt queue length or interrupt queue high priority mask is not valid for the command interrupt queue (interrupt queue 8). Note: Programming of interrupt queue high priority mask is not valid for the high priority interrupt queue (interrupt queue 7). 0..8 Interrupt Queue



IQBA Interrupt Queue Base Address Register

Access	: read/write
Address	: 0E4 _H
Reset Value	: 00000000 _H

31				16
	IQBA(31:2)			
15		2	1	0
	IQBA(31:2)		0	0

IQBA Interrupt Queue Base Address

The interrupt queue base address register assigns a base address to the eight channel interrupt queues and the command interrupt queue. To set a new base address for a specific queue, system software must first program IQBA. Afterwards the value is released by selecting the associated queue via bit field IQIA.Q and setting of bit IQIA.SIQBA. The interrupt queue base address has to be DWORD aligned. Whenever the base address of a particular interrupt queue is modified, the next interrupt vector written to that queue is stored in the first location of the queue.



IQL Interrupt Queue Length Register

Access	: read/write
Address	: 0E8 _H
Reset Value	: 00000000 _H

31															16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
15								7							0
0	0	0	0	0	0	0	0				IQL(7:0)			

IQL

Interrupt Queue Length

This bit field assigns a interrupt queue length to the eight channel interrupt queues. To set the interrupt queue length of a specific queue, system software must first program IQL. Afterwards the value is released by selecting the associated queue via bit field IQIA.Q and setting of bit IQIA.SIQL. IQL specifies the interrupt queue length L (number of DWORDs) in the shared memory with

L=(IQL+1)*16 (maximum of 4092 DWORDs).

Note: IQL = 255 equals a queue length of 1 DWORD.

Whenever the length of a particular interrupt queue is modified, the next interrupt vector written to that queue is stored in the first location of the queue.



IQMASK Interrupt Queue High Priority Mask

Access	: read/write
Address	: 0EC _H
Reset Value	: 00000000 _H

31	30		28					23	22						16
тні	TAB	0	HTAB	0	0	0	0	UR	TFE	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5		3	2		0
RHI	RAB	RFE	HRAB	MFL	RF0D	CRC	ILEN	RFOP	SF	IFTC	0	SFD	SD	0	0

For a description of the interrupt concept and interrupt vectors see Chapter 4.13.1.

In normal operation each channel interrupt vector is written to the interrupt queue associated with a specific channel, that is interrupt queue 0 to 7. The interrupt queue mask provides the functionality to forward selected channel interrupts to the high priority interrupt queue, which is hardwired as queue 7. Therefore a mask can be set for each of the interrupt queues, which specifies the channel interrupt vector to be forwarded to the high priority interrupt queue. To set the IQMASK for interrupt queues 0 to 6, system software must first program IQMASK. Afterwards the mask is released by selecting the affected interrupt queue via bit field IQIA.Q and setting of bit SIQM.

Those interrupt vectors which have an interrupt bit set, that is also masked in this high priority mask are forwarded to the high priority interrupt queue instead of the regular interrupt queue associated with a specific channel.

If a channel interrupt vector has at least one interrupt bit set, that is also masked in the high priority mask, the interrupt vector will be forwarded to the high priority interrupt queue.

In case that a channel interrupt vector has at least one bit set, that is not masked in the high priority mask, the interrupt vector is queued into the regular interrupt queue associated with the corresponding channel.



GISTA/GIACK Interrupt Status/Interrupt Acknowledge Register

Access	: read/write
Address	: 0F0 _H
Reset Value	: 00000000 _H

31														17	16
INTOF	0	0	0	0	0	0	0	0	0	0	0	0	0	LBI	IF
15							8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	Q8	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0

Depending on the corresponding bits in register GMASK, an interrupt indication in this register will be flagged at pin INTA. If an interrupt bit is masked (set to '1') in register GMASK, system software has to poll this register in order to get status information of the disabled interrupt bit.

INTOF Interrupt Overflow

This bit indicates that interrupt information has been lost due to overload conditions of the internal interrupt controller. This interrupt indicates a severe system problem. If this bit is set and INTOF is not masked in register GMASK, the interrupt pin INTA will be asserted. INTOF is cleared, when an '1' is written to this bit.

- 0 No interrupt overflow.
- 1 Interrupt overflow. The interrupt will be cleared by writing a '1' to the corresponding bit.

LBI Local Bus Interrupt The TE3-CHATT supports bridging of interrupts from the local bus to the PCI bus. In this application the pin LINT is used as an input and as soon



as LINT changes from an inactive to an active state the interrupt pin INTA will be asserted.

- Note: This bit does not clear by writing a '1'. This bit is set as long as the interrupt pin LINT is asserted.
- 0 LINT not asserted.
- 1 LINT asserted.

IF Interrupt FIFO

This bit indicates that there is an interrupt vector stored in the internal interrupt FIFO. The IF interrupt is available if the interrupt pin $\overline{\text{LINT}}$ is switched to input mode (INTCTRL.ID = '1') and when the interrupt mask GMASK.IF is set to '0'.

Note: This bit does not clear by writing a '1'. This bit is set as long as an interrupt vector is stored in the interrupt FIFO.

- 0 No Interrupt vector in interrupt FIFO.
- 1 Interrupt vector stored in internal interrupt FIFO.
- Q8..Q0 Interrupt Queue 8..0

On reads each bit flags one or more interrupt vectors that have been written to the corresponding interrupt queue. If one of the bits is set and the same bit is not masked in register GMASK, the interrupt pin INTA will be asserted. A bit is cleared, when an '1' is written to the specific bit.

- 0 No interrupt vector written.
- 1 Read: One or more interrupt vectors have been written to interrupt queue.

Write: Clear bit

Data Sheet



GMASK Global Interrupt Mask Register

Access	: read/write
Address	: 0F4 _H
Reset Value	: FFFFFFFF _H

31														17	16
INTOF	1	1	1	1	1	1	1	1	1	1	1	1	1	LINT	IF
15							8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	Q8	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0

Each bit in this register mask the interrupts, which are flagged in register GISTA/GIACK.

INTOF	Mask Interrupt Overflow								
	This bit masks the interrupt overflow interrupt.								
LINT	Local Bus Interrupt								
	This bit masks bridging of interrupt from the local bus to the PCI bus.								
	0 Bridging of LINT to INTA enabled.								
	1 Bridging of LINT to INTA disabled.								
IF	Interrupt FIFO								
	This bit masks the internal mailbox/layer one interrupt FIFO.								
	0 IF interrupt is enabled.								
	1 IF interrupt is disabled.								
Q8Q0	Mask Interrupt Queue 80								
	Each of the bits Q8Q0 masks an interrupt, which will be asserted, when an interrupt vector has been written to the corresponding interrupt queue 80. Masking an interrupt does not suppress generation of the interrupt vector itself.								
	0 Enable interrupt, when interrupt vector has been written to selected interrupt queue.								
	1 Mask (Disable) interrupt, when interrupt vector has been written to selected interrupt queue.								



8.9.2 PCI and Local Bus Slave Register Set

FCONF

Framer and FDL Configuration Register

Access	: read/write
Address	: 100 _H (PCI), 00 _H (Local Bus)
Reset Value	: 8080 _H

	15	14							7	6	5	4	3	2	1	0
Ī	IIP	0	0	0	0	0	0	0	MBID	WSE	BSD	P28	P18	P08	LAE	LME

IIP	Initiali	zation in Progress (Read Only)						
	After reset (hardware reset or software reset) the internal RAM's are self initialized by the TE3-CHATT. During this time (approx. 250 μ s) no other accesses to the device than reading register CONF1 or FCONF are allowed. This bit must be polled until it has been deasserted by the TE3-CHATT.							
	0	Self initialization has finished.						
	1	Self initialization in progress.						
MBID	Mailbo	ox Interrupt Vector Disable						
	0	Enable generation of mailbox interrupt vectors. As soon as system software on PCI side writes to register MBP2E0 an interrupt vector indicating a mailbox interrupt will be forwarded to the internal interrupt FIFO and can be read by the local CPU.						
	1	Disable generation of mailbox interrupt vectors.						
WSE	Wait State Enable							
	This b	it enables the wait state controlled master mode.						
	0	LRDY (Intel), LDTACK (Motorola) controlled bus mode.						
	1	Wait state controlled bus mode. Wait states are defined in register MTIMER.WS.						



BSD	Byte S	Swap Disable							
	This bit disables byte swapping on 16-bit transfers when the local bus is operated in Motorola master mode.								
	0	Enable byte swap.							
	1	Disable byte swap.							
P28P08	Switch Page 20 to 8-bit mode								
	The TE3-CHATT maps three pages of 8 kByte each to the local bus in master mode. Each page accessed from the PCI side can be mapped in 8-bit mode or 16-bit mode. In 8-bit mode the data bits LD(15:8) are unused.								
	0	Set page mode to 16-bit mode.							
	1	Set page mode to 8-bit mode.							
LAE	Local	Bus Arbiter Enable							
	This bit enables the local bus arbiter. In case that the local bus arbiter is enabled the TE3-CHATT will arbitrate for each bus access on the local bus using the arbitration signals. If local bus arbiter functionality is disabled it assumes bus ownership and does not arbitrate for the local bus.								
	0	Disable the local bus arbiter.							
	1	Enable the local bus arbiter.							
LME	Local	Bus Master Enable							
	bus m	it enables the local bus master functionality. As long as the local haster functionality is disabled the TE3-CHATT can be accessed he local bus as slave only.							
	0	Disable Local Bus Master.							
	1	Enable Local Bus Master.							



TIMER

Register Description

MTIMER Master Local Bus Timer Register

Access	: read/write
Address	: 104 _H (PCI), 02 _H (Local Bus)
Reset Value	: 0000 _H

Local Bus Latency Timer

15 4	3	0
TIMER(15:4)	WS(3:0)	

TIMER*16 determines the time in clock cycles the TE3-CHATT holds the local bus as bus master after it was granted the bus. It holds the bus as long as the first transaction is in progress or the latency timer is counting. In case that the TE3-CHATT shall release the bus after it each transaction the latency TIMER value must be set to zero.

WS Wait State Timer

The value of this register determines the time in clock cycles the TE3-CHATT asserts LRD, LWR (Intel Mode) respectively LDS (Motorola Bus Mode). See also FCONF.WSE.



INTCTRL Interrupt Control Register

Access	: read/write
Address	: 108 _H (PCI), 04 _H (Local Bus)
Reset Value	: 0001 _H

15												3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	ID	IP	CLIQ	IM

Interrupt Direction								
This pin determines the direction of the interrupt pin $\overline{\text{LINT}}$.								
0	LINT is output.							
1	LINT is input.							
Interru	pt Polarity							
0	LINT is active low.							
1	LINT is active high.							
Clear	Interrupt Queue							
Setting this bit will clear the internal interrupt FIFO. This effects all interrupts of facility data link, framer and mailbox interrupts to the local bus								
0	No action							
1	Clear interrupt FIFO.							
Interru	ipt Mask							
This bit masks assertion of the pin $\overline{\text{LINT}}$ when interrupts are stored in the internal interrupt FIFO. If the interrupt direction bit is set to output mode interrupt are flagged at interrupt pin $\overline{\text{LINT}}$. If the interrupt direction is set to input mode interrupts are flagged at pin $\overline{\text{INTA}}$.								
0	Enable assertion of interrupt pin LINT.							
1	Disable assertion of interrupt pin LINT.							
	This p 0 1 Interru 0 1 Clear Setting interru bus. 0 1 Interru This b interru to inpu 0							



0

Register Description

INTFIFO Interrupt FIFO

Access	: read
Address	: 10C _H (PCI), 06 _H (Local Bus)
Reset Value	: FFFF _H

15

IV(15:0)

IV Interrupt Vector

After the TE3-CHATT asserted interrupt pin LINT on the local bus side, this bit field contains an interrupt vector containing interrupt information. Please refer to section "Layer One Interrupts" on Page 137 for a detailed description of interrupt vector contents.



TREGSEL Transmit T1/E1 Framer Port & Register Select

Access: read/writeAddress: 110_H (PCI), 08_H (Local Bus)Reset Value: 0000_H

15	14		12		8	7				3	0
0	AIP	0		PORT(4:0)		AIA	0	0	0	ADDR(3:0)	

Note:	: This register is an indirect access	register, which	must be	programmed	before
	accessing the register TDATA.				
AIP	Auto Increment Port				

This bit enables the auto increment function of bit field PORT. Each read/ write access to register TDATA increments PORT. This allows to program multiple, consecutive ports without accessing TREGSEL again.

- 0 Disable auto increment function.
- 1 Enable auto increment function.
- PORT Port Select

This bit field selects the port number, which can be accessed via register TDATA.

0..27 Port Number.

AIA Auto Increment Address

This bit enables the auto increment function of bit field ADDR. Each read/write access to register TDATA increments ADDR. This allows to program multiple, consecutive registers without accessing TREGSEL again.

- 0 Disable auto increment function.
- 1 Enable auto increment function.

ADDR Register Address

This bit field selects the register address of the transmit framer, which can be accessed via register TDATA.

 0_{H} ...F_H Register address.



Register Description

TDATA Transmit T1/E1 Framer Data Register

Access : read/write Address : 114_H (PCI), 0A_H (Local Bus) Reset Value : 0000_H

15

DATA(15:0)

Note: Effected port and address is selected via register TREGSEL. All settings in this register affect the selected port only.

DATA Data register

The transmit framer data register assigns a value to the transmit framer of port TREGSEL.PORT and the register selected via bit field TREGSEL.ADDR. Read/write operation depends on the selected register.



RREGSEL Receive T1/E1 Framer Port & Register Select

Access: read/writeAddress: 118_{H} (PCI), $0C_{H}$ (Local Bus)Reset Value: 0000_{H}

15	14		12	8	7	6		0
0	AIP	0	PORT(4	:0)	AIA		ADDR(6:0)	

Note: This register is an indirect access register, which must be programmed before accessing the register RDATA.

AIP	Auto Increment Port										
	This bit enables the auto increment function of bit field PORT. Each read/ write access to register RDATA increments PORT. This allows to program multiple, consecutive ports without accessing RREGSEL again.										
	0 Disable auto increment function.										
	1 Enable auto increment function.										
PORT	Port Select										
	This bit field selects the port number, which can be accessed via register RDATA.										
	027 Port Number.										
AIA	Auto Increment Address										
	This bit enables the auto increment function of bit field ADDR. Each read/write access to register RDATA increments ADDR. This allows to program multiple, consecutive registers without accessing RREGSEL again.										
	0 Disable auto increment function.										
	1 Enable auto increment function.										
ADDR	Register Address										
	This bit field selects the register address of the transmit framer, which can be accessed via register RDATA.										
	0 _H 7F _H Register address.										



Register Description

RDATA Receive T1/E1 Framer Data Register

Access: read/writeAddress: $11C_H$ (PCI), $0E_H$ (Local Bus)Reset Value: 0000_H

15

DATA(15:0)

Note: Effected port and address is selected via register RREGSEL. All settings in this register affect the selected port only.

DATA Data register

The receive framer data register assigns a value to the receive framer of port RREGSEL.PORT and the register selected via bit field RREGSEL.ADDR. Read/write operation depends on the selected register.



FREGSEL FDL Port & Register Select

Access	: read/write
Address	: 120 _H (PCI), 10 _H (Local Bus)
Reset Value	: 0000

15			12	8	7			4	0
AIP	0	0	PORT(4:0)		AIA	0	0	ADDR(4:0)	

- Note: This register is an indirect access register which must be programmed before accessing the register FDATA.
- AIP Auto Increment Port

This bit enables the auto increment function of bit field PORT. Each read/ write access to register FDATA increments PORT. This allows to program multiple, consecutive ports without accessing FREGSEL again.

- 0 Disable auto increment function.
- 1 Enable auto increment function.
- PORT Port Select

This bit field selects the port number, which can be accessed via register FDATA.

- 0..27 Port Number for T1/E1.
- 28 Far End Alarm and Control Channel (DS3)

Setup FDL in T1 mode, enable BOM transfer.

29 C-bit parity path maintenance data link channel (DS3)

Setup FDL in E1 mode and assign S_a -bit access for bits $S_{a4,}\,S_{a5}$ and S_{a6} .Disable access for S_{a7} and $S_{a8}.$

AIA Auto Increment Address

This bit enables the auto increment function of bit field ADDR. Each read/write access to register FDATA increments ADDR. This allows to program multiple, consecutive registers without accessing FREGSEL again.

- 0 Disable auto increment function.
- 1 Enable auto increment function.



ADDR Register Address

This bit field selects the register address of the facility data link channel, which can be accessed via register FDATA.

 $0_{H}..1F_{H}$ Register address.



Register Description

FDATA FDL Data Register

Access	: read/write
Address	: 124 _H (PCI), 12 _H (Local Bus)
Reset Value	: 0000 _H

15

DATA(15:0)

Note: Effected port and address is selected via register FREGSEL. All settings in this register affect the selected port only.

DATA Data register

The FDL data register assigns a value to the facility data link controller of port FREGSEL.PORT and the register selected via bit field FREGSEL.ADDR. Read/write operation depends on the selected register.



Register Description

MBE2P0 Mailbox Local Bus to PCI Command Register

Access : read/write Address : 140_H (PCI), 20_H (Local Bus) Reset Value : 0000_H

15

MB(15:0)

MB Mailbox Data register

This register can be written and read from local bus side. From PCI side this register should be used as read only in order to allow stable interprocessor communication. Write access to this register results in mailbox interrupt vectors on local bus side to the internal interrupt FIFO when FCONF.MBID is set to '0'.



Register Description

MBE2P1-7 Mailbox Local Bus to PCI Data Register 1-7

Access: read/writeAddress: 144_{H} - $15C_{H}$ (PCI), 22_{H} - $2E_{H}$ (Local Bus)Reset Value: 0000_{H}

15

MB(15:0)

MB Mailbox Data register

This register can be written and read from local bus side. From PCI side this register should be used as read only in order to allow stable interprocessor communication.



MBP2E0 Mailbox PCI to Local Bus Status Register

Access : read/write Address : 160_H (PCI), 30_H (Local Bus) Reset Value : 0000_H

15

MB(15:0)

0

MB Ma

Mailbox Status Register

This register can be written and read from PCI side. From local bus side this register should be used as read only in order to allow stable interprocessor communication. Write access to this register results in mailbox interrupt vectors to PCI side when CONF1.MBIM is set to '0'.



Register Description

MBP2E1-7 Mailbox PCI to Local Bus Data Register 1-7

15

MB(15:0)

MB Mailbox Data Register

This register can be written and read from PCI side. From local bus side this register should be used as read only in order to allow stable interprocessor communication.



8.9.2.1 M13 Transmit Registers

D3CLKCS DS3 Clock Configuration and Status Register

Access	: read/write
Address	: 180 _H (PCI), 40 _H (Local bus)
Reset Value	: 0000 _H

15									6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	RCA	ТСА	RRX	RTX	T2RL	R2TL	TXLT

Note: When this register is reset, it takes aproximately 150 ns to fully reset the recevie and transmit clock units. During this time, write access to DS3 registers is not guaranteed. As this reset delay is difficult to gurantee in software, it is recommended to read this register to verify DS3 clock activity before writing to any DS3 registers.

RCA	Receive Clock Activity									
	This bit monitors the receive clock activity (RC44).									
	0	No receive DS3 clock since last read of this register. This bit is set to '0' approx. 125 s after the last active clock was detected.								
	1	At least one receive DS3 clock since last read of this register.								
TCA	Transmit Clock Activity									
	This bit monitors the transmit clock activity (TC44).									
	0	No transmit DS3 clock since last read of this register. This bit is set to '0' approx. 125 s after the last active clock was detected.								
	1	At least one transmit DS3 clock since last read of this register.								
RRX	Reset	Receiver Clock Unit								
	This bit resets the receivers clock unit.									
	0	Normal operation.								
	1	Reset DS3 receiver clock unit. This bit is self clearing.								
RTX	Reset Transmitter Clock Unit									
	This b	it resets the transmitters clock unit.								



- 0 Normal operation. 1 Reset DS3 transmitter clock unit. This bit is self clearing. T2RL Transmit to Receive Loop (Local DS3 Loopback) This bit enables the local DS3 loop where the outgoing DS3 bit stream is mirrored to the DS3 input. 0 Disable local loop. 1 Enable local loop. R2TL Receive to Transmit Loop (Remote DS3 Loopback) This bit enables the remote DS3 line loop where the complete incoming DS3 bit stream is mirrored to the transmitter. 0 Disable remote loop. 1 Enable remote loop. TXLT Transmit Loop Timing Mode This bit enables DS3 looped timing where the transmitter uses the receivers DS3 input clock. 0 Disable looped timing.
 - 1 Enabled looped timing.



TUCLKC Test Unit Clock Configuration Register

Access	: read/write
Address	: 184 _H (PCI), 42 _H (Local bus)
Reset Value	: 0000 _H

15														1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	RTUR	TUL

 RTUR
 Reset Test Unit Receiver

 This bit resets the test unit receiver.
 0

 Normal operation.
 1

 1
 Reset Receiver (automatically removed). This bit is self clearing.

 TUL
 Test Unit Transmit to Receive Loop

 This bit switches a local loop from the test unit transmitter to the test unit receiver. While operating in loop mode the test unit is operated with TC44.

 0
 Normal operation.

1 Test unit transmitter output connected to test unit receiver input.



D3TCFG DS3 Transmit Configuration Register

Access	: read/write
Address	: 188 _H (PCI), 44 _H (Local bus)
Reset Value	: 0000 _H

15							8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	FAM	ITCK	ITD	UTD	AISC	LPC	(1:0)	FPL	CBP

FAM	AM TOVHSYN Mode							
	This bit switches between input mode and output mode of the signal TOVHSYN. If TOVHSYN is operated in input mode it marks the posi of the X-bit. Therefor the outgoing DS3 frame is aligned to TOVHSYN TOVHSYN is switched to output mode TOVHSYN is asserted when X-bit needs to be inserted via the transmit overhead interface.							
	0	TOVHSYN switched to input.						
	1	TOVHSYN switched to output.						
ITCK	Invert Transmit Clock							
	This bit sets the clock edge for data transmission.							
	0	Update transmit data on the rising edge of transmit clock.						
	1	Update transmit data on the falling edge of transmit clock.						
ITD	Invert Transmit Data							
	This bit enables inversion of transmit data.							
	0	Transmit data is logic high (not inverted).						
	1	Transmit data is logic low (inverted).						
UTD	Unipolar data mode							
	This bit sets the port mode to dual-rail mode or unipolar mode.							
	0	B3ZS (dual rail data)						
	1	Unipolar mode (single rail data)						



AISC	AIS Code Type								
	This bit field sets the AIS code.								
	0 Set AIS to '1010 ' all '1's (standard)	between overhead bits, C-bits all '0's, X-bits							
	1 Set AIS to unframed	d all '1's (non-standard).							
LPC	Loopback Code.								
	This bit field selects the 0 requests are transmitted.	C-bit which will be inverted when loopback							
	00 Invert 1 st C-bit.								
	01 Invert 2 nd C-bit.								
	10 Invert 3 rd C-bit.								
FPL	Full Payload Mode								
	This bit enables the M23 multiplex operation or the full payload rate format.								
		iplex operation. Payload is formed by hronous DS2 tributaries							
	1 Enable full payload speed data stream v	rate format. The payload is one single, high without stuffing.							
CBP	C-bit parity mode								
	This bit enables M13 async	chronous mode or C-bit parity mode.							
	0 M13 asynchronous	mode							
	1 C-bit parity mode								



D3TCOM DS3 Transmit Command Register

Address : 18C_H (PCI), 46_H (Local bus)

Reset Value : 0000_H

Reset Value : 0000_H

Note - It is recommended to set this register to 000070_H after reset for normal operation.

15									6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	TAIC	TN _r B	тхвіт	SIDLE	SAISA	SAIS	0

TAIC	Transmitted AIC-bit								
	This bit sets the value to be transmitted in the DS3 overhead bit of block 3, subframe 1. This function is available in C-pit parity format only.								
	0 AIC-bit = '0'								
	1 AIC-bit = '1'								
TN _r B	Transmitted N _r -bit								
	This bit sets the value to be transmitted in the DS3 overhead bit of block 5, subframe 1. This function is available in C-pit parity format only.								
	0 N_r -bit = '0'								
	1 N_r -bit = '1'								
TXBIT	Transmitted X-bits								
	This bit sets the value to be transmitted in the DS3 overhead bit of block 1, subframes 1 and 2.								
	TXBIT is synchronized to the M23 multiframe. Both X-bits in a multiframe are guaranteed identical. Software should limit changes to maximum of 1 per second. This bit should be set to '1', if transmission of IDLE or AIS is enabled.								
	0 X-bit = '0'								
	1 X-bit = '1'								
SIDLE	Send DS3 Idle Code								



This bit enables transmission of the DS3 idle code ('1010' between overhead bits, X-bits all '1's, C-bits all '0's).

- 0 Normal operation.
- 1 Send DS3 idle code.
- SAISA Send AIS in DS3 output and on DS3 loop

This bit enables transmission of AIS on the DS3 output. If the DS3 is additionally switched to local DS3 loopback mode the DS3 signal including AIS is mirrored to the receiver. The AIS code transmitted depends on D3TCFG.AISC.

- 0 Normal operation.
- 1 Enable transmission of AIS.
- SAIS Send AIS at DS3 output

This bit enables transmission of AIS on the DS3 output. If the DS3 signal is switched into local DS3 loopback mode the DS3 signal **without** AIS code is mirrored to the DS3 receiver. The AIS code transmitted depends on D3TCFG.AISC.

- 0 Normal operation.
- 1 Enable transmission of AIS.



D3TLPB DS3 Transmit Remote DS2 Loopback Register

Access	: read/write
Address	: 190 _H (PCI), 48 _H (Local bus)
Reset Value	: 0000 _H

15									6	0
0	0	0	0	0	0	0	0	0	LPB(6:0)	

LPB

Remote DS2 Loopback

Setting LPB(x) enables the remote DS2 loopback of tributary x. In this mode the demultiplexed DS2 tributary is internally looped and multiplexed into the outgoing DS3 signal.

- 0 Normal operation.
- 1 Enable remote DS2 loopback of tributary x.



D3TLPC DS3 Transmit Loopback Code Insertion Register

Access	: read/write
Address	: 194 _H (PCI), 4A _H (Local bus)
Reset Value	: 0000 _H

15									6	0
0	0	0	0	0	0	0	0	0	LPC(6:0)	

LPC Send Loopback

Setting LPC(x) enables transmission of the loopback code in tributary x of the DS3 signal. The loopback code inserted depends on D3TCFG.LPC.

- 0 Normal operation.
- 1 Enable transmission of loopback code in tributary x.



D3TAIS DS3 Transmit AIS Insertion Register

Access	: read/write
Address	: 198 _H (PCI), 4C _H (Local bus)

Reset Value : 0000_H

15								7	6	0
0	0	0	0	0	0	0	0	AISE	AIS(6:0)	

 AISE
 AIS Error Insertion

 Toggling this bit inserts one '0' in all DS3 tributaries which transmit AIS.

 AIS
 Send DS2 Alarm Indication Signal

 Setting AIS(x) enables insertion of the DS2 alarm indication signal in the outgoing tributary x of the DS3 signal. AIS is an all '1' signal.

 0
 Normal operation

1 Enable transmission of AIS in tributary x.



D3TFINS DS3 Transmit Fault Insertion Control Register

Access	: read/write
Address	: 19C _H (PCI), 4E _H (Local bus)
Reset Value	: 0000 _H

15												3	0
0	0	0	0	0	0	0	0	0	0	0	0	FINSC(3:0)	

FINSC Fault Insertion Code.

Fault insertion is service affecting and is intended for testing only. Codes are not self clearing, i.e. errors are continuously generated as indicated until bit cleared. A single FEBE, P, CP, or code violation is guaranteed to be inserted if the respective code is written and then immediately cleared.

- 0 Normal operation (no fault insertion)
- 1 Insert FEBE event every multiframe (106 μsec).
- 2 Insert P-bit errors every 2nd multiframe (212 μsec).
- 3 Insert CP-bit errors every 2nd multiframe (212 μsec).
- 4 Insert 4 F-bit errors/multiframe (satisfies 3 out of 15 threshold trigger).
- 5 Insert 5 F-bit errors/multiframe (satisfies 3 out of 7 threshold trigger).
- 6 Insert 3 M-bit errors/multiframe (caution: receiver can frame on emulator).
- 7 Force DS3 output to all '0's.
- 8 Insert B3ZS violation/multiframe (violation of alternate polarity rule).
- 9 Insert 3 zero string/multiframe (B3ZS code word suppressed)



D3TTUC DS3 Transmit Test Unit Control Register

Access	: read/write
Address	: 1A0 _H (PCI), 50 _H (Local bus)
Reset Value	: 0000 _H

15								7	6	4	3	2	1	0
0	0	0	0	0	0	0	0	EN	TUDS2	2(2:0)	TUDS	1(1:0)	ΤU	IM

EN	Enable Test Unit Insertion								
	Setting this bit enables insertion of the test unit data.								
	0	Normal operation							
	1	Enable insertion of test unit data.							
TUDS2	Test l	Jnit DS2 Group							
	This bit field selects the DS2 group the test unit is attached to. Only valid if TUIM is 10_B , 01_B or 00_B .								
	06	Selects DS2 group 06.							
TUDS1	Test Unit DS1 Tributary								
		bit field selects the DS1 tributary the test unit is attached to. Only f TUIM is $00_{\rm B}$. The DS2 group is selected via TUDS2.							
	03	DS1/E1 tributary							
TUIM	Bit Error Rate Test Unit (TU) Insertion Mode								
	This bit field selects the interface the test unit is attached to.								
	00 _B	Insert test stream into DS1/E1 tributary (unframed)							
	01 _B	Insert test stream into DS2 tributary (unframed, bypass M12)							
	10 _B	Insert test stream into DS2 payload (framed)							
	11 _B	Insert test stream into DS3 payload (framed)							



D3TSDL DS3 Transmit Spare Data Link Register

Access	: read/write
Address	: 1A4 _H (PCI), 52 _H (Local bus)
Reset Value	: 01FF _H

1	5							8	7	6	5	4	3	2	1	0
(C	0	0	0	0	0	0	DL77	DL75	DL73	DL67	DL65	DL63	DL27	DL25	DL23

Multiframe buffer for spare DL bits transmitted in blocks 3, 5, and 7 of subframes 2, 6, and 7. If enabled, the M13 will generate an interrupt every multiframe to request a refresh of this register. The software must write these registers within 106 μ sec to avoid an underrun.

DL(S)(B) Overhead bit for block B of subframe S

These bits store the DL bits to be transmitted in blocks 3, 5, and 7 of subframes 2, 6, and 7. If enabled, the M13 will generate an interrupt every multiframe to request a refresh of this register. The software must write these registers within 106 μ sec to avoid an underrun.



D3RCFG DS3 Receive Configuration Register

Access	: read/write
Address	: 1C0 _H (PCI), 60 _H (Local bus)
Reset Value	: 0000 _H

15				11	10	9	8		6	5	4	3	2	1	0
CVN	1 0	0	0	IVM	STTM	ECM	FEBM	0	AISX	MFM	MDIS	FFM	IRCK	IRD	URD

Note: M13 mode, Full payload mode, loopback code, and AIS mode are controlled by bits CBP, FPL, LPC, and AISC in register DS3 transmit configuration register D3TCFG.

CVM	B3ZS Code Word ("00V" or "10V" Acceptance Condition)								
	This bit selects the B3ZS violations alternate polarity to maintain line balance.								
	0 Convert all B3ZS codeword patterns to "000" regardless of polarity.								
	1 Convert codeword only if alternate violation polarity rule is satisfied.								
IVM	Interrupt Vector Mode								
	This bit selects the interrupt vector mode.								
	0 Interrupt vector flags are set when corresponding condition has changed.								
	1 Interrupt vector flags contain actual status of condition.								
STTM	Select Transmit Tributary Monitoring for receive test unit								
	This bit selects the T1/E1 tributary observed by the test unit receiver. The test unit can be connected to the upstream T1/E1 tributary (T1/E1 tributary going towards the DS3 interface) or to the downstream T1/E1 tributary (T1/E1 tributary coming from the DS3 interface).								
	0 Monitor downstream T1/E1 tributary.								

1 Monitor upstream T1/E1 tributary.



ECM	Error Counter Mode							
		B errors are counted in background and copied to foreground (error nter registers) when condition selected via ECM is met.						
	0	Counter values are copied to foreground when copy command is executed. See also register DS3COM.						
	1	The counter values are copied to the foreground register in one second intervals. At the same time the background registers are reset to zero. This operation is synchronous with the periodic one second interrupt which alerts software to read the register.						
FEBM	Far	End Block Error (FEBE) Mode						
	This bit selects the event which leads to FEBE indication. It is available in C-bit parity mode only.							
	0	Receive multiframe parity error.						
	1	Receive multiframe parity error or framing error.						
AISX	AIS X-bit Check Disable							
	This	bit disables checking of the X-bit for AIS and idle detection.						
	0	Check X-bit.						
	1	Disable check of X-bit.						
MFM	Multiframe Framing Mode							
	This bit selects the M-bit error condition which triggers the DS3 framer to start a new frame search. To enable reframing in case of M-bit errors MDIS must be set to '0'.							
	0	Start new F-frame search if M-bit errors are detected in two out of four consecutive M-frames.						
	1	Start new F-frame search if M-bit errors are detected in three out of four consecutive M-frames.						
MDIS	Mul	tiframe Reframe Disable						
	This	bit disables reframing due to M-bit errors.						
	0	Enable reframe due to M-bit errors.						
	1	Disable reframe due to M-bit errors.						



FFM	F Framing Mode								
	This bit selects the F-bit error condition which triggers the DS3 framer to start a new frame search.								
	0	A new frame search is started when 3 out of 8 contiguous F-bits are in error.							
	1	A new frame search is started when 3 out of 16 contiguous F-bits are in error.							
IRCK	Invert Receive Clock								
	This bit sets the clock edge for data sampling.								
	0	Sample data on the rising edge of receive clock.							
	1	Sample data on the falling edge of receive clock.							
IRD	Invert Receive Data								
	This bit enables inversion of receive data.								
	0	Receive data is logic high (not inverted).							
	1	Receive data is logic low (inverted).							
URD	Unip	olar Receive Data							
	This	bit sets the port mode to dual-rail mode or unipolar mode.							
	0	B3ZS (dual rail data input)							
	1	Unipolar mode (single rail data input)							



D3RCOM **DS3 Receive Command Register**

Access	: read/write
Address	: 1C4 _H (PCI), 62 _H (Local bus)
Reset Value	: 0000 _H

Reset	Value	: 0

15											4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	C3NC	C3C	CNCA	CCA	FRS

C3NC Copy DS3 Error Counters

> Values of DS3 background registers are copied to foreground. Background registers are NOT cleared. Command is self clearing and completes before next register access is possible i.e. software can write command and then immediately read the counters without starting a delav timer.

> Note: Usage of this function in not recommend in 'One Second' error counter mode (D3RCFG.ECM = '1').

- 0 No operation.
- 1 Copy background counters to foreground.

C₃C Copy and Clear DS3 Error Counters

> Values of DS3 background registers are copied to foreground. Background registers are cleared. Command is self clearing and completes before next register access is possible i.e. software can write command and then immediately read the counters without starting a delay timer.

- 0 No operation.
- 1 Copy background counters to foreground. Clear background counters.

Note: Usage of this function in not recommend in 'One Second' error counter mode (D3RCFG.ECM = '1').

CCNA Copy Error Counters

Only valid for counters which are not operating in 'One Second' error counter mode. Values of DS2 and DS3 background registers are copied to foreground. Background registers are NOT cleared. Command is self



clearing and completes before next register access is possible i.e. software can write command and then immediately read the counters without starting a delay timer.

- 0 No operation.
- 1 Copy background counters to foreground.
- CCA Copy and Clear DS2/DS3 Error Counters

Only valid for counters which are not operating in 'One Second' error counter mode. Values of DS2 and DS3 background registers are copied to foreground. Background registers are cleared. Command is self clearing and completes before next register access is possible i.e. software can write command and then immediately read the counters without starting a delay timer.

- 0 No operation.
- 1 Copy background counters to foreground. Clear background counters.
- FRS Force Resynchronization

This bit enables a new frame search on the DS3 input. The command is self clearing after frame search has begun.

- 0 Normal operation.
- 1 Force new frame search.



D3RIMSK DS3 Receive Interrupt Mask Register

Access	: read/write
Address	: 1C8 _H (PCI), 64 _H (Local bus)
Reset Value	: 1FFF _H

1	5			12	11	10	9	8	7	6	5	4	3	2	1	0
(0	0	0	CLKS	RSDL	TSDL	LPCS	SEC	Nr	AIC	XBIT	IDLES	AISS	REDS	LOSS	FAS

This register provides the interrupt mask for DS3 status interrupts and DS3 loopback code interrupts. Generation of an interrupt vector itself does not necessarily result in assertion of the interrupt pin. For description of interrupt concept and interrupt vectors see "Layer One Interrupts" on Page 137.

The following definition applies:

1	The corresponding interrupt vector will not be generated by the device.
0	The corresponding interrupt vector will be generated.
RSDL	Mask 'Receive Spare Data Link Transfer Buffer Full'
TSDL	Mask 'Transmit Spare Data Link Transfer Buffer Empty'
LPCS	Mask 'Loopback Code Status' (flagged in D3RLPCS)
SEC	Mask '1 Second Interrupt'
CLKS	Mask 'DS3 Clock Status'
N _r	Mask 'N _r -bit Image' (C-bit parity mode only)
AIC	Mask 'AIC-bit Image' (C-bit parity mode)
XBIT	Mask 'X-bit Image'
IDLES	Mask 'DS3 Idle Signal State'
AISS	Mask 'DS3 Alarm Indication Signal State'
REDS	Mask 'DS3 Red Alarm State'
LOSS	Mask 'DS3 Input Signal State'
FAS	Mask 'Frame Alignment State'



D3RESIM

DS3 Receive Error Simulation Register

Access	: read/write
Address	: 1CC _H (PCI), 66 _H (Local bus)
Reset Value	: 0000 _H

15											4		2	0
0	0	0	0	0	0	0	0	0	0	0	FTMR	0	ESIMO	2(2:0)

FTMR	Fast Timer								
	This bit enables alarm timer test function (manufacturing test only).								
	0	Normal Operation							
	1	Test Operation							
		DS3 RED/AIS/Idle timer period reduced by 56.							
		DS2 READ/AIS timer period reduced by 24.							
		Second interrupt period reduced to 140 µsec							
ESIMC	Error Simulation Code								
	This bit enables error simulation. During error simulation the device generates error interrupts and error status messages. Nevertheless the service is not affected.								
	0	Normal operation (no error simulation).							
	1	Simulate one F-bit error/multiframe (106 μ sec).							
	2	Simulate M-bit error in every other multiframe.							
	3	Simulate FEBE event/multiframe (106 µsec).							
	4	Simulate P/CP event/multiframe (106 µsec).							
	5	Simulate Loss of DS3 input (all zeros).							
	6	Simulate B3ZS code violations.							
	7	Simulate Loss of Receive Clock							



D3RTUC DS3 Receive Test Unit Control Register

Access	: read/write
Address	: 1D0 _H (PCI), 68 _H (Local bus)
Reset Value	: 0000 _H

15								7	6	4	3	2	1	0	
0	0	0	0	0	0	0	0	EN	TUDS2	2(2:0)	TUDS	1(1:0)	TUI	RM	ĺ

Enable Test Unit Receive Clock								
This bit enables the receive clock of the test unit. The clock speed is dependent on the selected test mode.								
0 Receive clock disabled.								
1 Receive clock enabled.								
Test Unit DS2 Group								
This bit field selects the DS2 group the test unit is attached to. Only valid if TURM is 10_B , 01_B , or 00_B .								
06 Selects DS2 group 06.								
Test Unit DS1/E1 Tributary								
This bit field selects the DS1/E1 tributary the test unit is attached to. Only valid if TURM is 00_B . The DS2 group is selected via TUDS2.								
03 DS1/E1 tributary								
Test Unit Receive Mode								
This bit field selects the interface the test unit is attached to.								
00 _B DS1/E1 tributary (unframed)								
01 _B DS2 tributary (unframed, bypass M12)								
10 _B DS2 payload (framed)								
11 _B DS3 payload (framed)								



D3RSTAT DS3 Receive Status Register

Access	: read
Address	: 1D4 _H (PCI), 6A _H (Local bus)
Reset Value	: 0841 _H (Immediately after reset)
	: 084D _H (After some clock cycles)
	: Depends on time register will be read after reset.
	: Status register will change after some clock cycles becaues LOSS : (loss of signal) and REDS (loss of frame alignment) will be set : because no signal is available.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	LRXC	LTXC	RSDL	TSDL	LPCD	SEC	N _r AICC	AIC	XBIT	IDLES	AISS	REDS	LOSS	COFA	FAS

Each bit in the DS3 framer receive status register declares a specific condition dependent on the selected modes. The following convention applies to the individual bits:

0 The named status is not or no longer existing.

1 The named status is currently effective.

Except for COFA every bit can be used to generate a DS3 interrupt vector. See also register D3RIMSK which describes how to enable/disable interrupt vector generation and refer to the description of DS3 framer interrupts on page "Layer One Interrupts" on Page 137.

LRXC	Loss of Receive DS3 Clock
	This bit indicates loss of DS3 receive clock.
LTXC	Loss of Transmit DS3 Clock
	This bit indicates loss of DS3 transmit clock.
RSDL	Receive Spare Data Link Buffer Full
	This bit indicates that the spare data link receive buffer (register D3RSDL) is full.
TSDL	Transmit Spare Data Link Buffer Empty



	This bit indicates that the spare data link transmit buffer (register D3TSDL) is empty.
LPCD	Loopback Code Detected
	This bit indicates a changes in register D3RLPCS.
SEC	1 Second Flag
	This bit toggles every second synchronously with the one second interrupt. It can be used by software to synchronize 1 second events when the 'One second interrupt' vector is masked.
N _r /AICC	N _r -bit Image (C-bit parity format only)
	This bit contains an image of the DS3 frame overhead bit in block 5 of subframe 1. It is updated only if its state persists for 3 multiframes and DS3 frame is aligned.
	AIC-bit changed (M13 asynchronous format)
	This bit indicates a change of the AIC-bit (first C-bit of the first subframe) since the last read of this register.
AIC	AIC bit Image (DS3 frame overhead bit in block 3 of subframe 1)
	This bit contains an image of the DS3 frame overhead bit in block 3 of subframe 1. It is updated only if its state persists for 3 multiframes and DS3 frame is aligned.
XBIT	X bit Image (DS3 frame overhead bit in block 1 of subframes 1 and 2)
	This bit contains an image of the DS3 frame overhead bit in block 1 of subframes 1 and 2. It is updated only if both bits in a DS3 multiframe have the same value, its state persists for at least 3 multiframes and when the DS3 framer is in synchronous state.
IDLES	Idle State
	This bit indicates that the idle pattern (framed1100 with C-bits='0' in subframe 3 and X-bits='1') was persistent as per alarm timing parameters defined in register D3RAP. Idle is considered active in a multiframe when fewer than 15 errors are detected. At 10^{-3} error rates, 5 errors per multiframe are typical. The exact time necessary to change the flag could be greater if the FAS flag is not constant. The frame alignment state is integrated by incrementing or decrementing a counter at the end of each multiframe when the FAS flag is set or cleared respectively.
AISS	AIS Alarm State.
	This bit indicates the AIS alarm state. AIS can be a framed '1010' pattern with C-bits='0' and X-bits='1' or an unframed all '1' pattern. This

is determined by D3TCFG.AISC. AIS is considered active in a



multiframe when fewer than 15 errors are detected and is declared when it was persistent as per alarm timing parameters defined in register D3RAP. At 10⁻³ error rates, 5 errors per multiframe are typical. The exact time necessary to change the flag could be greater if the FAS flag is not constant. The frame alignment state is integrated by incrementing or decrementing a counter at the end of each multiframe when the FAS flag is set or cleared respectively.

REDS Red Alarm State (loss of frame alignment)

This bit indicates that red alarm was persistent as per alarm timing parameter defined in register D3RAP. The red alarm flag nominally changes when loss of frame alignment condition persists for either 32 or 128 multiframes. This is determined by bit D3RCFG.SAIT. The exact time necessary to change the flag could be greater if the FAS flag is not constant. The frame alignment state is integrated by incrementing or decrementing a counter at the end of each multiframe when the FAS flag set or cleared respectively.

LOSS Loss of DS3 Input Signal

This bit indicates that the received DS3 bit stream contained at least 175 consecutive '0's. It is deasserted when 59 '1' bits are detected in 175 clocks (1/3 density). Following removal of LOS, a 10 msec guard timer is started. If a new LOS occurs, the release condition is extended so that the 1/3 density condition must persist for at least 10 msec. This prevents chatter and excessive interrupts.

COFA Change of Frame Alignment.

This bit indicates a change of frame alignment event. It is set when the DS3 framer found a new frame alignment and when the new frame position differs from the expected frame position.

FAS DS3 Frame Alignment State

This bit indicates that the DS3 framer is not aligned.



D3RLPCS DS3 Receive Loopback Code Status Register

Access : read Address : 1D8_H (PCI), 6C_H (Local bus) Reset Value : 0000_H

15									6	0
0	0	0	0	0	0	0	0	0	LPCD(6:0)	

LPCD Loopback Detected

LPCD(x) indicates that a loopback request was received. A loopback request for tributary x is indicated by inverting one of the 3 C-bits of the xth subframe. The C-bit is determined by D3TCFG.LPC. A command state change must persist for 5 contiguous multiframes before it will be reported. This function is available in M13 asynchronous mode only.

0 No loopback code being received

1 Loopback code being received



D3RSDL DS3 Receive Spare Data Link Register

Access	: read
Address	: 1DC _H (PCI), 6E _H (Local bus)
Reset Value	: 01FF _H

15							Ũ		Ũ	Ũ	4	Ũ	-		Ũ
0	0	0	0	0	0	0	DL77	DL75	DL73	DL67	DL65	DL63	DL27	DL25	DL23

DL(S)(B)

Overhead Bit for Block B of Subframe S

These bits buffer the spare DL bits received in blocks 3, 5, and 7 of subframes 2, 6, and 7. If enabled, the M13 will generate an interrupt every multiframe to synchronize reading of this register. The register must be read within 106 μ sec to avoid an overrun.



D3RCVE

DS3 Receive B3ZS Code Violation Error Counter	
---	--

Access : read/write

Address : 1E0_H (PCI), 70_H (Local bus)

Reset Value : 0000_H

15		0
	CVE(15:0)	

CVE(15:0) B3ZS Code Violation Errors
 Error counter mode (Clear on Read or Errored Second) depends on register D3RCFG.ECM.
 Count of B3ZS Code Violation errors. The error counter will not be incremented during asynchronous state.

D3RFEC DS3 Receive Framing Bit Error Counter

Access	: read/write
Address	: 1E4 _H (PCI), 72 _H (Local bus)
Reset Value	: 0000 _H

15

FEC(15:0)

FEC(15:0) Framing Bit Error Counter

Error counter mode (Clear on Read or Errored Second) depends on register D3RCFG.ECM.

Count of F-bit and M-bit errors. Errors are not counted in out of frame state.

0



D3RPEC

DS3 Receive	DS3 Receive Parity Error Counter										
Access	: read/write										
Address	: 1E8 _H (PCI), 74 _H (Local bus)										
Reset Value	: 0000 _H										
15		0									
	PE(15:0)										

PE(15:0) Parity Bit Error Counter Error counter mode (Clear on Read or Errored Second) depends on register D3RCFG.ECM.

Count of parity errors (P-bits in DS3 overhead bits). The P-bit is duplicated in the DS3 frame structure but only one error is counted per multiframe. Errors are not counted in out of frame state.

D3RCPEC

DS3 Receive Path Parity Error Counter

Access	: read/write
Address	: 1EC _H (PCI), 76 _H (Local bus)
Reset Value	: 0000 _H

15 CPE(15:0)

CPE(15:0) Path Parity Error Counter

Error counter mode (Clear on Read or Errored Second) depends on register D3RCFG.ECM.

Count of path parity errors (CP bits in DS3 C-bit parity overhead bits). CP-bits are triplicated in the DS3 frame structure but only single error maximum is counted per multiframe. Errors are not counted in out of frame state.

0



D3RFEBEC

DS3 Receive	FEBE Error Counter	
Access	: read/write	
Address	: 1F0 _H (PCI), 78 _H (Local bus)	
Reset Value	: 0000 _H	
15		0

FEBE(15:0)

FEBEC(15:0) FEBE error events

Error counter mode (Clear on Read or Errored Second) depends on register D3RCFG.ECM.

This register counts the occurence of a received 'not all '1's'. FEBE-bits are triplicated in the DS3 frame structure but only one single error maximum is counted per multiframe. Errors are not counted in out of frame state.

D3REXZ

DS3 Receive Excessive Zeroes Counter

Access	: read/write
Address	: 1F4 _H (PCI), 7A _H (Local bus)
Reset Value	: 0000 _H

15	0
EXZ(15:0)	

EXZ(15:0) Exzessive Zeroes

Error counter mode (Clear on Read or Errored Second) depends on register D3RCFG.ECM.

Violations are 3 zero strings. The error counter will not be incremented during asynchronous state.



D3RAP DS3 Alarm Parameters

Access	: read/write
Address	: 1F8 _H (PCI), 7C _H (Local bus)
Reset Value	: 0000 _H

15								7		5	0
0	0	0	0	0	0	0	0	AIS	0	CV(5:0)	

AIS

AIS criteria

This bits sets the error rate for AIS detection. Declaration of AIS depends on value defined in bit field CV.

- 0 AIS is recognized when the alarm indication signal is received with less than 8 errors per multiframe.
- 1 AIS is recognized when the alarm indication signal is received with less than 15 errors per multiframe.

CV Counter Value

This bit specifies the number of frames when the TE3-CHATT declares AIS, RED or Idle.

0..63 Counter Value.



8.9.2.2 DS2 Control and Status Registers

D2TSEL

DS2 Transmit Group Select Register

Access	: read/write
Address	: 200 _H (PCI), 80 _H (Local bus)
Reset Value	: 0000 _H

15													2	0
0	0	0	0	0	0	0	0	0	0	0	0	0	GN(2	::0)

- Note: This register is an indirect access register, which must be programmed before accessing the register DS2 transmit registers.
- GN Group Number

This bit field selects the DS2 group, which can be accessed via the DS2 transmit registers.

0..6 Group Number.



D2TCFG **DS2 Transmit Configuration Register**

Access	: read/write
Address	: 204 _H (PCI), 82 _H (Local bus)
Reset Value	: 0000 _H

Reset	Value	:	(

1	5													2 1	0
(0	0	0	0	0	0	0	0	0	0	0	0	0	LPC(1:0)	E1

LPC Loopback Code

> This bit selects the C-bit which will be inverted when loopback requests are transmitted.

- 00 Invert 1st C-bit.
- Invert 2nd C-bit. 01
- Invert 3rd C-bit. 10

E1 G.747 Select

This bit selects the operation mode of the low speed multiplexer.

- 0 Select M12 mode (4 DS1 into DS2).
- Select ITU-T G.747 mode (3 E1 into DS2). 1



D2TCOM DS2 Transmit Command Register

Access	: read/write
Address	: 208 _H (PCI), 84 _H (Local bus)
Reset Value	: 0000 _H

15												Ũ	-	1	Ũ	
0	0	0	0	0	0	0	0	0	0	0	0	FINSO	C(1:0)	SRA	RES	

FINSC	Fault Insertion Code	
	This bit enables transmission of faults for testing purposes.	
	0 No fault insertion.	
	1 Insert F-bit errors at low rate (2 out of 5 F-bits).	
	2 Insert F-bit errors at high rate (2 out of 4 F-bits).	
	3 Insert M-bit framing bit error (DS1 mode) or P-bit error (ITI G.747)	U-T
SRA	Set Remote Alarm	
••••	This bit enables transmission of the DS3 remote alarm. In DS1 more remote alarm is transmitted in subframe 4, block 1 overhead bit and ITU-T G.747 remote alarm is transmitted in bit 2 of "set II".	
	0 Normal operation.	
	1 Enable transmission of remote alarm.	
RES	ITU-T G.747 Reserved Bit	
	This bit sets the value to be transmitted in the reserved bit of ITU-T G.747 format.	
	0 Transmit reserved bit as '0'.	
	1 Transmit reserved bit as '1'.	



D2TILPC DS2 Transmit E1/T1 Remote Loopback/Loopback Code InsertionRegister

Access	: read/write
Address	: 20C _H (PCI), 86 _H (Local bus)
Reset Value	: 0000 _H

15												3	0
0	0	0	0	0	0	0	0	0	0	0	0	LPC(3:0)	

LPC

Send Loopback Code for Tributary N

Setting LPC(x) enables transmission of the loopback code in tributary x. The loopback code inserted is specified in D2TCFG.LPC.

- 0 Disable transmission of loopback code.
- 1 Enable transmission of loopback code.



D2RSEL DS2 Receive Group Select Register

Access	: read/write
Address	: 220 _H (PCI), 90 _H (Local bus)
Reset Value	: 0000 _H

15													2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0		GN(2:0)	

- Note: This register is an indirect access register, which must be programmed before accessing the register DS2 transmit registers.
- GN Group Number

This bit field selects the DS2 group number, which can be accessed via the DS2 receive registers.

0..6 Group Number.



D2RCFG DS2 Receive Configuration Register

Access	: read/write
Address	: 224 _H (PCI), 92 _H (Local bus)
Reset Value	: 0000 _H

15												3		1	0
0	0	0	0	0	0	0	0	0	0	0	0	ECM	0	MFM	FFM

Note: ITU-T G.747 mapping and loopback codes are controlled by bits E1 and LPC in the DS3 transmit configuration register D2TCFG.

E1/T1 and loopback codes are controlled by E1 and LPC fields of the D2TCFG register.

FCM Error Counter Mode DS2 errors are counted in background and copied to foreground (error counter registers) when condition selected via ECM is met. 0 Counter values are copied to foreground when copy command is executed. See also register DS3COM. 1 The counter values are copied to the foreground register in one second intervals. At the same time the background registers are reset to zero. This operation is synchronous with the periodic one second interrupt which alerts software to read the register. MFM Multiframe Framing Mode This bit selects the M-bit error condition which triggers the DS2 framer to start a new frame search. It is valid in DS1 mode only. 0 F-frame search started if 3 contiguous multiframes have M-bit errors. Inhibit new F-frame search due to M-bit errors. 1 FFM F-Framing Mode This bit selects the F-bit error condition which triggers the DS2 framer to start a new frame search. 0 A new frame search is started when 2 out of 4 contiguous F-bits are in error. 1 A new frame search is started when 2 out of 5 contiguous F-bits are in error



D2RCOM DS2 Receive Command Register

Access	: read/write
Address	: 228 _H (PCI), 94 _H (Local bus)
Reset Value	: 0000 _H

15									6	4			1	0
0	0	0	0	0	0	0	0	0	ESIMC(2:0)	0	0	C2NC	C2C

ESIMC Error Simulation Code

This bit field enables error simulation. During error simulation the device generates error interrupts and error status messages. Nevertheless the service is not affected.

- 0 Normal operation (no error simulation)
- 1 Simulate 2 receive F-bit errors/multiframe (186 μsec)
- 2 Simulate

2 receive M-bit errors/multiframe (186 μsec) (DS-1 mode) Receive parity error/multiframe (133 μsec) (ITU-T G.747 mode)

- 3 Simulate remote alarm
- 4 Simulate loss of frame (RED alarm timer)
- 5 Simulate AIS (AIS alarm timer)
- 6 Simulate receive loop command
- C2NC Copy DS2 Error Counters

Only valid when D2RCFG.ECM is set to '0'. Values of DS2 background registers are copied to foreground. Background registers are NOT cleared. Command is self clearing and completes before next register access is possible i.e. software can write command and then immediately read the counters without starting a delay timer.

- 0 No operation.
- 1 Copy background counters to foreground.

C2C Copy and Clear DS2 Error Counters Only valid when D2RCFG.ECM is set to '0'. Values of DS2 background registers are copied to foreground. Background registers are cleared.



Command is self clearing and completes before next register access is possible i.e. software can write command and then immediately read the counters without starting a delay timer.

- 0 No operation.
- 1 Copy background counters to foreground. Clear background counters.



D2RIMSK DS2 Receive Interrupt Mask Register

Access	: read/write
Address	: 22C _H (PCI), 96 _H (Local bus)
Reset Value	: 003F _H

1	5										5	4	3	2	1	0
()	0	0	0	0	0	0	0	0	0	LPCS	AISS	REDS	RES	RAS	FAS

This register provides the interrupt mask for DS2 status interrupts and DS2 loopback code interrupts. Generation of an interrupt vector itself does not necessarily result in assertion of the interrupt pin. For description of interrupt concept and interrupt vectors see "Layer One Interrupts" on Page 137.

The following definition applies:

1	The corresponding interrupt vector will not be generated by the device.
0	The corresponding interrupt vector will be generated.
LPCS	Mask 'Loopback Code Status' (flagged in D2RLPCS)
AISS	Mask 'AIS State'
REDS	Mask 'Red Alarm State'
RES	Mask 'Reserved Bit'
RAS	Mask 'DS2 Remote Alarm State'
FAS	Mask 'DS2 Frame Alignment State'



D2RSTAT DS2 Receive Status Register

Access	: read
Address	: 230 _H (PCI), 98 _H (Local bus)
Reset Value	: 0001 _H (Immediately after reset)
	: 0011 _H (After some clock cycles)
	: Depends on time register will be read after reset.
	: Status register will change after some clock cycles becaues REDS : (loss of frame alignment) will be set, because no signal is available.

15										5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	AISS	REDS	RES	RAS	COFA	FAS

Each bit in the DS2 framer receive status register declares a specific condition dependent on the selected modes. The following convention applies to the individual bits:

0 The named status is not or no longer existing.

1 The named status is currently effective.

The change of status bit can also be used to generate a DS2 interrupt vector. See also register D2RIMSK which describes how to enable/disable interrupt vector generation and refer to the description of DS2 framer interrupts on page "Layer One Interrupts" on Page 137.

AISS DS2 AIS Alarm State (unframed all '1's pattern)

AIS is considered valid in a multiframe when fewer than 5 zeros are detected. At 10⁻³ error rates, 1 zero per multiframe is typical. A valid DS2 signal without any bit errors has at least 5 zeros.

The AIS flag nominally changes when the AIS condition is persistent as per alarm timing parameters defined in register D2RAP. The exact time necessary to change the flag could be greater in extremely high error rates. The AIS state is integrated by incrementing or decrementing a counter at the end of each multiframe depending on the AIS condition being valid or invalid respectively.

REDS DS2 Red Alarm State (loss of frame alignment).



The red alarm flag nominally changes when loss of frame alignment condition is persistent as per alarm timing parameters defined in register D2RAP. The exact time necessary to change the flag could be greater if the FAS flag is not constant because the frame alignment state is integrated by incrementing or decrementing a counter at the end of each multiframe when the FAS flag set or cleared respectively. Note that the framer's verification algorithm is designed to prevent a bouncing FAS flag.

RES Reserved Bit

This bit indicates the status of bit 3 in set II of ITU-T G.747 mode. Is it updated if the state persists for at least 8 multiframes. Reserved Bit changes are not reported when the DS2 framer is not aligned.

RRA Remote Alarm

This bit indicates that remote alarm is active. Changes are reported when they persist for at least 8 multiframes. In DS1 mode changes on M_x bit are reported, in ITU-T G.747 mode changes of bit 1 of set II are reported. Changes are not reported when the DS2 framer is not aligned.

COFA Change of Frame Alignment.

This bit indicates a change of frame alignment event. It is set when the DS2 framer found a new frame alignment and when the new frame position differs from the expected frame position.

FAS Demultiplexer Loss of Frame Alignment

This bit indicates that the DS2 framer is not aligned.



D2RLPCS DS2 Receive Loopback Code Status Register

Access	: read
Address	: 234 _H (PCI), 9A _H (Local bus)
Reset Value	: 0000 _H

15												3	0
0	0	0	0	0	0	0	0	0	0	0	0	LPCD(3:0)	

LPCD(N) Loopback Command Detected

LPCD(x) indicates that a loopback request was received. A loopback request for tributary x is indicated by inverting one of the 3 C-bits of the xth subframe. The C-bit is determined by D2TCFG.LPC. A command state change must persist for 5 contiguous multiframes before it will be reported.

0 No loopback code being received.

1 Loopback code being received.



D2RFEC

DS2 Receive Framing Bit Error Counters

Access : read/write

Address : 238_H (PCI), 9C_H (Local bus)

Reset Value : 0000_H

15		0
	FE(15:0)	

FE(15:0) Framing Bit Errors

Error counter mode (Clear on Read or Errored Second) depends on register D2RCFG.ECM.

For DS1 mode framing bit errors include F-bit and M-bit errors. For G747 mode, individual bits in the Frame Alignment Signal (FAS) are counted. Errors are not counted in out of frame state.

D2RPEC DS2 Receive Parity Bit Error Counter (ITU-T G.747)

Access	: read/write
Address	: 23C _H (PCI), 9E _H (Local bus)
Reset Value	: 0000 _H

15		0
	PE(15:0)	

PE(15:0) Parity Errors in ITU-T G.747 mode

Error counter mode (Clear on Read or Errored Second) depends on register D2RCFG.ECM. Errors are not counted in out of frame state.



D2RAP **DS2 Receive Alarm Timer Parameters**

Access	: read/write
Address	: 240 _H (PCI), A0 _H (Local bus)
Reset Value	: 00 _H

Reset Value

15								7	6	5	0
0	0	0	0	0	0	0	0	AIS	СМ		CV(5:0)

AIS

AIS criteria

This bits sets the error rate for AIS detection. Declaration of AIS is specified by bits CM and CV.

ITU-T G.747:

- 0 AIS condition is recognized when the alarm indication signal is received with less than 5 errors in each of 2 consecutive multiframes
- AIS condition is recognized when the alarm indication signal is 1 received with less than 9 errors in each of 2 consecutive multiframes

M12 format:

- 0 AIS condition is recognized when the alarm indication signal is received with less than 3 errors in 3156 bits.
- 1 AIS condition is recognized when the alarm indication signal is received with less than 9 errors in 3156 bits.

Counter Mode CM

> This bit selects the alarm timer mode. If counter mode is set to multiframes ('0') the value in CV determines the number of multiframes after which the TE3-CHATT declares AIS or RED. When counter mode is set to '1/2 milliseconds' ('1') the value in CV determines the time in CV x 0.5 ms after which AIS or RED is declared.

- 0 Multiframes.
- 1/2 Milliseconds. 1



CV Counter Value

Dependent on bit CM the counter value specifies the number of frames or the time in multiples of 0.5 milliseconds when AIS or RED is declared, i.e. setting CV to 20 and CM to '1' sets the alarm integration time to 10 milliseconds.

0..63 Counter Value.



8.9.3 Test Unit Registers

TUTCFG

Test Unit Transmit Configuration Register

Access	: read/write
Address	: 280 _H (PCI), C0 _H (Local bus)
Reset Value	: 0000 _H

15		13	12	8		6	2	1	0
0	0	INV	FBT(4:0)	(0	LEN(4:0)		ZS	MD

INV	Invert output							
	This bit enables inversion of the test unit output. Bit inversion is done after the zero suppression insertion point.							
	0 No inversion							
	1 Invert pattern generator output							
FBT	Feedback Tap							
	This bit field sets the feedback tap in pseudorandom pattern mode. PRBS shift register input bit 0 is XOR of shift register bits LEN and FBT.							
LEN	Pattern Generator Length							
	This bit field sets the pattern generator length to 132.							
ZS	Enable Zero Suppression							
	This bit enables zero suppression where a '1' bit is inserted at the output if the next 14 bits in the shift register are '0'.							
	0 No zero suppression							
	1 Zero suppression.							
MD	Generator Mode							
	This bit selects the generator mode of the test unit to be either PRBS or fixed pattern mode.							
	0 Pseudorandom Pattern (PRBS)							
	1 Fixed Pattern							



TUTCOM Test Unit Transmit Command Register

Access	: write
Address	: 284 _H (PCI), C2 _H (Local bus)
Reset Value	: 0000 _H

15												3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	LDER	IN1E	STOP	STRT

Note: All commands are self clearing i.e. user does not have to clear command. The maximum command rate is limited by clock rate of unit under test and the associated synchronization process. Write interval should be > 4 transmit clock periods e.g. $2.6 \,\mu$ s for T1 tributary test or 634 ns for T2 tributary test.

LDER	Load Error Rate Register								
	This bit loads the value of the error rate register TUTEIR to the test unit transmitter. The command can be given while the transmitter is running.								
	0 No function.								
	1	Copy value of register TUTEIR to transmit clock region.							
IN1E	Insert One Error in Output								
	This bi written	t enables a single error insertion in the next bit after command was .							
	0	No function							
	1	Single error insertion.							
STOP	Stop Pattern Generation.								
	This bi all '1'.	it stops the test unit transmitter. When stopped output becomes							
	0	No function.							
	1	Stop pattern generation.							



STRT Load/Start Transmitter.

This bit starts the test unit transmitter with the parameters defined in register TUTCFG. In fixed pattern mode the pattern needs to be programmed via register TUTFP0/1 prior to starting the transmitter.

- 0 No operation.
- 1 Load/Start test unit.



TUTEIR Test Unit Transmit Error Insertion Rate Register

Access	: read/write
Address	: 288 _H (PCI), C4 _H (Local bus)
Reset Value	: 0000 _H

15												3	2	0
0	0	0	0	0	0	0	0	0	0	0	0	MTST	TXER	(2:0)

MTST Manufacturing test.

Must be written to '0' for normal operation.

TXER Transmit Error Insertion Rate.

This bit field determines the error insertion rate of the test unit transmitter.

000	No errors	
001	10 ⁻¹ (1 in	10)
010	10 ⁻² (1 in	100)
011	10 ⁻³ (1 in	1 000)
100	10 ⁻⁴ (1 in	10 000)
101	10 ⁻⁵ (1 in	100 000)
110	10 ⁻⁶ (1 in	1 000 000)
111	10 ⁻⁷ (1 in	10 000 000)



0

0

Register Description

TUTFP0 Test Unit Transmit Fixed Pattern Low Word

Access	: read/write
Address	: 28C _H (PCI), C6 _H (Local bus)
Reset Value	: 0000

15	
	FP(15:0)

FP Fixed Pattern Low Word See description below.

TUTFP1 Test Unit Transmit Fixed Pattern High Word

Access	: read/write
Address	: 290 _H (PCI), C8 _H (Local bus)
Reset Value	: 0000 _H

15

FP(31:15)

FP Fixed pattern High Word

The 32 bit fixed pattern is distributed over two 16 bit registers and contains the pattern which is transmitted repetitively from bit FP(TUTCFG.LEN) down to FP(0) when test unit is operated in fixed pattern generator mode.



TURCFG Test Unit Receive Configuration Register

Access : read/write Address : 2A0_H (PCI), D0_H (Local bus) Reset Value : 0000_H

15		13	12	8	6		2	1	0
AIM	0	DAS	FBT(4:0)	0		LEN(4:0)		ZS	MD

AIM Auxiliary Interrupt Mode

This bit field enables the auxiliary interrupt mask AIM of register TURIMSK. In normal operation and if not masked every status event generates an interrupt event. In auxiliary interrupt mode an individual status event generates one interrupt event and further status events of the same class, i.e. 'Bit Error Detected', are masked via an internal mask. This prevents excessive interrupt floods. See register TURIMSK for further details.

- 0 Normal Operation
- 1 Auxiliary Interrupt Mode

DAS Disable Automatic Synchronization

This bit disables automatic resynchronization in case of high bit error rates. If automatic resynchronization is enables the receiver automatically tries to resynchronize to the received test pattern.

- 0 Enable automatic resynchronization.
- 1 Disable automatic resynchronization.
- FBT Feedback Tap

This bit field sets the feedback tap of the test unit synchronizer (receiver) in pseudorandom pattern mode. Next input to PRBS reference shift register (bit 0) is XOR of shift register bits LEN and FBT.

LEN Reference shift register length

This bit field sets the length of the receiver's test pattern register.



ZS	Enable Zero Suppression This bit enables zero suppression at the test unit receiver. A '1' is expected and inserted at the input if the next 14 bits in the shift register are set to '0'.
	0 No zero suppression.
	1 Enable zero suppression.
MD	Generator Mode
	This bit sets the generator mode of the test unit to either PRBS or fixed pattern.
	0 Recuderandem Pattern (PRRS)

- 0 Pseudorandom Pattern (PRBS)
- 1 Fixed Pattern



TURCOM Test Unit Receive Command Register

Access	: write
Address	: 2A4 _H (PCI), D2 _H (Local bus)
Reset Value	: 0000 _H

15											4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	RDF	RDC	CAIM	STOP	STRT

Note: All commands are self clearing i.e. user does not have to clear command. The maximum command rate is limited by clock rate of unit under test and the associated synchronization process. Write interval should be > 4 transmit clock periods e.g. $2.6 \,\mu$ s for T1 tributary test or 634 ns for DS2 tributary test.

RDF	Copy Receiver's 32 bit Pattern						
	This bit loads the test units internal receiver pattern to register TURFP in fixed pattern mode. In synchrones state TURFP will be loaded with the pattern received. In asynchronous state TURFP with a 32-bit sample of the last received bit stream.						
	0 No function.						
	1 Update register TURFP with synchronizer pattern.						
RDC	Copy bit counter and error counter						
	This bit loads the test units internal bit counter and error counter to registers TURBC0,1 and TUREC0,1.						
	0 No function.						
	1 Copy counter.						
CAIM	Clear Auxiliary Interrupt Masks.						
	This bit resets the internal auxililiary mask. See TURCFG.AIM.						
	0 no operation						
	1 clear auxiliary interrupts						
STRT	Start Receiver.						
	This bit loads and starts the test unit receiver with the parameters defined in register \ensuremath{TURCFG} .						



- 0 No operation.
- 1 Load/Start test unit receiver.



TURERMI Test Unit Receive Error Measurement Interval Register

Access	: read/write
Address	: 2A8 _H (PCI), D4 _H (Local bus)
Reset Value	: 0000 _H

15												3	2	0
0	0	0	0	0	0	0	0	0	0	0	0	TST	RXMI(2:0)	

TST Test Mode

This bit enables measurement interval timer test.

- 0 Normal operation
- 1 Auto test of measurement interval function. End of Measurement interrupt should be asserted after approximately 4250 receive clock cycles (if enabled). The lower three bits of register FPAT should be "111".

RXMI Receive Error Rate Measurement Interval

This bit field defines the measurement interval in terms of input bits for measurement of receive bit error rate.

At the end of the measurement window, contents of background error counter are automatically copied to foreground error counter and reset for next measurement interval. An interrupt can be generated at the end of each measurement interval.

- 000_B Max measurement interval of 2³²-1
- $001_{\rm B}$ 10³ bits
- $010_{\rm B}$ 10⁴ bits
- 011_{B} 10⁵ bits
- 100_B 10⁶ bits
- $101_{\rm B}$ 10⁷ bits
- $110_{\rm B}$ 10^8 bits
- $111_{\rm B}$ 10⁹ bits



TURIMSK

Test Unit Receive Interrupt Mask Register

Access	: read/write
Address	: 2AC _H (PCI), D6 _H (Local bus)
Reset Value	: 001F _H

15			12	8				4	3	2	1	0
0	0	0	AIM(4:0)		0	0	0	ERXM	BED	ALL1	LOS	SYN

This register provides the interrupt masks for the test unit interrupts. Generation of an interrupt vector itself does not necessarily result in assertion of the interrupt pin. For description of interrupt concept and interrupt vectors see "Layer One Interrupts" on Page 137.

The following definition applies:

- 1 The corresponding interrupt vector will not be generated by the device.
- 0 The corresponding interrupt vector will be generated.
- ERXM Mask 'End of Receive Error Rate Measurement'
- BED Mask 'Bit Error Detected'
- ALL1 Mask 'All '1' Pattern Received'
- LOS Mask 'Loss of Signal'
- SYN Mask 'Change in Receiver Synchronization State'

AIM flags have same layout as the above five mask but are internal masks that are set automatically following the interrupt in the AIM mode. This mask prevents excessive bus load in error conditions. AIM flags are cleared by the **TURCOM.CAIM** command. They are "read only" flags in this register.



TURSTAT Test Unit Receive Status Register

Access	: read
Address	: 2B0 _H (PCI), D8 _H (Local bus)
Reset Value	: 0021 _H

15							8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	INVS	LA1	LA0	LOOS	EMI	LBE	A1	A0	oos

INV	Inverted Pattern						
	This bit indicates that the received PRBS sequence is inverted.						
	0 Not Inverted.						
	1 Inverted.						
LA1	Latched 'Input all '1"						
	This bit indicates that the condition 'Input all '1" was active since last status register read.						
LA0	Latched 'Input all '0"						
	This bit indicates that the condition 'Input all '0" was active since last status register read.						
LOOS	Latched Out of Synchronization						
	This bit indicates that the receiver was out of synchronization since last status register read.						
EMI	End of Measurement Interval						
	This bit indicates that the end of the measurement internal was reached since last read of error counter or that command TURCMD.RDC was given. The results of the bit error rate test are available in register TURBC0,1 and TUREC0,1. This flag is cleared when the error counter is read. Counters will not be overwritten while EMI is '1'.						
LBE	Latched Bit Error Detected Flag						
	This bit indicates that at least '1' one bit error occurred since last read of this register. It is cleared by status register read.						
A1	Input all '1's						
	This bit indicates that the input contained all '1' during the last 32 bits. It is reset if at least one '0' occurs in 32 bits.						



A0	Input all '0's
	This bit indicates that the input contained all '0' during the last 32 bits. It is reset if at least one '1' occurs in 32 bits.
OOS	Receiver Out of Synchronization
	This bit indicates the status of the test unit synchronizer.



0

0

Register Description

TURBC0

Test Unit Receive Bit Counter Low Word

Access	: read
Address	: 2B4 _H (PCI), DA _H (Local bus)
Reset Value	: 0000

15		
	BC(15:0)	

BC(31:0) Bit Counter See description below.

TURBC1 Test Unit Receive Bit Counter High Word

Access	: read
Address	: 2B8 _H (PCI), DC _H (Local bus)
Reset Value	: 0000 _H

15

5 BC(31:16)

BC(31:0) Bit Counter

BC is a 32 bit counter which is split between two 16 bits registers. It counts receive clock slots when the receiver is enabled. Bits are counted in a background register which is not directly readable. The values are transferred to the two 16 bit foreground (readable) registers and cleared in one of the two ways:

- 1. Assert command TURCOM.RDC.
- 2. Automatically at end of measurement interval.

The background register is transferred to the foreground register and cleared in the same way as the bit error counter (see previous section).



When the error registers are read in response to the "End of Measurement Interval" interrupt vector , reading this register is not necessary because the measurement interval would be known. However the user could assert command TURCOM.RDC to terminate the measurement interval early and transfer the current bit error count and bit count to the foreground registers (polling mode).



TUREC0 Test Unit Receive Error Counter Low Word

Access : read Address : 2BC_H (PCI), DE_H (Local bus) Reset Value : 0000_H

	15	0
Ī	EC(15:0)	

EC(31:0) Error Counter See description below.

TUREC1 Test Unit Receive Error Counter High Word

Access	: read
Address	: 2C0 _H (PCI), E0 _H (Local bus)
Reset Value	: 0000 _H

15

EC(31:16)

EC(31:0) Error Counter

This 32 bit counter counts receive errors detected when receiver is enabled and in synchronized state. When the 'Bit Error Detected' interrupt is enabled, it will be asserted and then automatically masked when this counter is incremented.

Errors are counted in a background register (not directly readable) until: 1. The user asserts command TURCOM.RDC.

2. The end of measurement interval is reached and the last result was read.

In both cases the value of the background register is copied to TUREC.EC and the measured values are accessible. An 'End of

0



Receive Error Rate Measurement' interrupt vector is optionally generated.



TURFP0 Test Unit Receive Fixed Pattern Low Word

Access	: read
Address	: 2C4 _H (PCI), E2 _H (Local bus)
Reset Value	: 0000

15	0
FP(15:0)	

FP(31:0) Fixed pattern See description below.

TURFP1 Test Unit Receive Fixed Pattern High Word

Access	: read
Address	: 2C8 _H (PCI), E4 _H (Local bus)
Reset Value	: 0000 _H

15

FP(31:16)

FP(31:0) Fixed Pattern

This 32 bit field is distributed over two 16 bit registers and is used in the fixed pattern mode (TURCFG.MD='1'). The TURCOM.RDF command will copy the current state of the receiver's 32 bit pattern generator to this register. If the receiver is synchronized, bits FP(TURCFG.LEN:0) contain the fixed pattern being received. Bit 0 is the most recently received. If not synchronized, the register contains a 32 bit sample of input data.

0



8.9.4 Transmit Framer Register

TCMDR

T1/E1 Transmit Command Register

Access	: read/write
Address	: 00 _H
Reset Value	: 0000 _H

0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 XAP XPRBS XAIS XRA XLU XLD	15										5	4	3	2	1	0
	0	0	0	0	0	0	0	0	0	0	XAP	XPRBS	XAIS	XRA	XLU	XLD

XAP	Transmit Auxiliary Pattern								
	This bit enables transmission of auxiliary pattern in the outgoing bit stream. The auxiliary pattern is defined as a continuous pattern of '01'.								
	0 Disable transmission of auxiliary pattern.								
	1 Enable transmission of auxiliary pattern. This function is no available if bit XAIS is set to '1'.								
XPRBS	Transmit PRBS								
	This bit enables the transmission of the pseudo-random bit sequence defined in register TPRBSC.								
	0 Disable transmission of PRBS.								
	1 Enable transmission of PRBS.								
XAIS	Transmit AIS								
	This bit enables transmission of alarm indication signal towards th remote end. AIS is an all one unframed signal.								
	0 Disable transmission of AIS.								
	1 Enable transmission of AIS.								



XRA	Transmit Remote Alarm (Yellow Alarm)								
	This bit enables the transmission of remote alarm in the outgoing bit stream. Clearing the bit will remove the remote alarm pattern.								
	T1								
	0	Disable transmission of remote alarm.							
	1	Enable transmission of remote alarm. Remote alarm pattern is selected via register FMR.SRAF.							
	E1								
	0	Disable transmission of remote alarm.							
	1	Set A-bit in transmitted service word.							
XLU	Transmit Line Loopback Actuate (Up) Code								
	0	Normal operation.							
	1	A one in this bit position will cause the transmitter to replace normal transmit data with the line loopback actuate code continuously until this bit is reset. The line loopback actuate code will be optionally overwritten by the framing/DL/CRC bits.							
XLD	Trans	mit Line Loopback Deactuate (Down) Code							
	0	Normal operation.							
	1	A one in this bit position will cause the transmitter to replace normal transmit data with the line loopback deactuate code continuously until this bit is reset. The line loopback deactuate code will be optionally overwritten by the framing/DL/CRC bits.							



TFMR T1/E1 Transmit Mode Register

Access	: read/write
Address	: 01 _H
Reset Value	: 0000 _H

1	5										5	4	3	2	1	0
C)	0	0	0	0	0	0	0	0	0	XAS	AXRA	SRAF	T1E1	FM(1:0)

XAS

Automatic Spare Bit Insertion

E1: CRC-4 Multiframe

- 0 Normal operation. Content of register XSP.XS13 and XSP.XS15 is inserted in the E-Bit of time slot 0 in frame 13 and frame 15 respectively.
- 1 Submultiframe status will be automatically set in the outgoing data stream. Each received, errored submultiframe causes bit one of time slot 0 of frame 13 and frame 15 to be '0'. Otherwise these bits are set to '1'.

AXRA Automatic Transmit Remote Alarm

Setting this bit enables automatic transmission of remote alarm.

- 0 Normal operation.
- 1 The Remote Alarm (yellow alarm) bit will be automatically set in the outgoing data stream if the receiver is in asynchronous state (FRS.LFA bit is set). In synchronous state the remote alarm bit will be reset.



SRAF	Select	Remote (Yellow) Alarm Format									
		Setting this bit enables the remote alarm format in T1 mode. This bit has no function in E1 mode.									
	T1: F4	T1: F4									
	1	Bit 2 = 0 in every channel									
	T1: F1	2									
	0	FS bit of frame 12.									
	1	Bit 2 = 0 in every channel.									
	T1: E\$	T1: ESF									
	0	Pattern '1111 1111 0000 0000' in data link channel.									
	1	Bit 2 = 0 in every channel.									
T1E1	T1/E1	T1/E1 mode selection									
	This b	This bit switches the transmit framer into T1 and E1 mode.									
	0	Select T1 mode.									
	1	Select E1 mode.									
FM	Select	Frame Mode									
	This b	it field determines the framing mode of the transmit framer.									
	T1										
	00 _B	Select ESF format.									
	01 _B	Select F12 format.									
	10 _B	Select F4 format.									
	Other	Reserved									
	E1										
	00 _B	Select Double frame format.									
	01 _B	Select CRC-4 multiframe format.									
	Other	Reserved									



TLCR0 T1/E1 Transmit Loop Code Register 0

Access	: read/write
Address	: 02 _H
Reset Value	: 0000

15	14					98							1 0	
FLLB	LCS	0	0	0	0	LDCL(1:0)	0	0	0	0	0	0	LACL(1:0)

FLLB Disable Framed Line Loopback

This bit switches between framed and unframed transmission of line loopback. In unframed transmission the FS/DL bit the line loopback code overwrites the FS/DL bits, while in framed transmission the FS/DL bits will not be overwritten by the line loopback code.

- 0 Set framed line loopback transmission.
- 1 Set unframed line loopback transmission.
- LCS Loop Code Select

This bit switches between line loopback code defined in ANSI T1.403 or a user definable loopback code defined in register TLCR1.

- 0 Select ANSI codes.
- 1 Select line loopback code defined in register TLCR1.
- LDCL Line Loopback Deactuate Code Length

This bit field determines the length of the line loopback deactuate code specified in register TLCR1. The length of the loopback code can be specified in a range of 5 to 8 bits.

 00_{B} ..11_BSpecifies code length in the range of 5 to 8 bits.

LACL Line Loopback Actuate Code Length (5-8 bit)

This bit field determines the length of the line loopback actuate code specified in register TLCR1. The length of the loopback code can be specified in a range of 5 to 8 bits.

 00_{B} .. 11_{B} Specifies code length in the range of 5 to 8 bits.

Note: Codes of smaller length might be activated by multiple entry, e.g. code 001: write 001001 to TLCR1 register and define code length of 6 bits.



TLCR1 T1/E1 Transmit Loop Code Register 1

Access	: read/write
Address	: 03 _H
Reset Value	: 0000 _H

15	8	7	0
	LDC(7:0)	LAC(7:0)	

LDC	Line Loopback Deactuate Code		
	This bit field is sent in the outgoing bit stream if enabled via bit TCMDR.XLD and TLCR0.LCS.		
	Note: Most significant bit is sent first. E.g. TCLR0.LDCL = 01_B specifies code length to be six bits long. In this case LDC(5) is sent first.		
LAC	Line Loopback Actuate Code		
	This bit field is sent in the outgoing bit stream if enabled via bit TCMDR.XLU and TLCR0.LCS.		
	Note: Most significant bit is sent first. E.g. TCLR0.LACL = 01_B specifies code length to be six bits long. In this case LAC(5) is sent first.		



TPRBSC T1/E1 Transmit PRBS Control Register

Access	: read/write
Address	: 04 _H
Reset Value	: 001F _H

15	12			98				4	0
FPRBS 0	0 IPRE	3S 0	0	PRP(1:0)	0	0	0	FPL(4:0)	

FPRBS Framed PRBS				
	This bit field enables framed or unframed transmission of the pseudo- random bit sequence.			
	0 Transmit framed PRBS.			
	1 Transmit unframed PRBS.			
IPRBS	Invert PRBS			
	This bit field enables inversion of the pseudo-random bit sequence in transmit direction.			
	0 PRBS is not inverted.			
	1 PRBS is inverted.			
PRP	Pseudo-Random Pattern			
	This bit field determines the generator polynomial for the pseudo- random bit sequence.			
	00 _B PRBS is generated according to 2 ¹⁵ -1 (ITU-T O. 151)			
	01 _B PRBS is generated according to 2 ²⁰ -1 (ITU-T O. 151)			
	$\ensuremath{\text{1-}_{B}}$ $\ensuremath{\mbox{ For PRBS}}$ the fixed pattern, defined in TFPR0 and TFPR1, is selected.			
FPL	Fixed Pattern Length			
	This bit field sets the length of the fixed pattern FP which is located in register TFPR0 and TFPR1. E.g.: $FPL(4:0) = 10010_B$ means pattern length is equal to 19, which implies that the bits FP(18)FP(0) form the PRBS.			



TFPR0 T1/E1 Transmit Fixed Pattern Register Low Word

Access	: read/write
Address	: 05 _H
Reset Value	: 0000 _H

15		0
	FP(15:0)	

FP(31:0) Fixed Pattern Low Bytes

See description below.

TFPR1 T1/E1 Transmit Framer Fixed Pattern Register High Word

Access	: read/write
Address	: 06 _H
Reset Value	: 0000 _H

15

FP(31:16)

FP(31:0) Fixed Pattern High Bytes

This bit field together with bit field TFPR0.FP defines a bit sequence, which can be sent instead of a pseudo-random bit sequence. FP is sent in the order FP(TPRBSC.FPL-1) down to FP(0) and will be repeated until deactivated.

0



TPTSL0 T1/E1 Transmit PRBS Time Slot Number Register Low Word

Access	: read/write
Address	: 07 _H
Reset Value	: FFFF _H

15	0
TSL(15:))

TSL(31:0) Time slot 15..0 Select See description below.

TPTSL1 T1/E1 Transmit PRBS Time Slot Number Register High Word

Access	: read/write
Address	: 08 _H
Reset Value	: 00FF _H

15

TSL(31:16)

TSL(31:0) Time slot 31..16 Select

Selected bits in bit field TSL and TPTSL0.TSL determine those time slots, which are used for PRBS generation. Time slots can be programmed arbitrarily. E.g. if TPTSL0.TSL(1) and TPTSL0.TSL(2) are set to '1', the PRBS is sent continuously over both time slots combined.

0



XSP T1/E1 Transmit Spare Bit Register

Access	: read/write
Address	: 09 _H
Reset Value	: 0000 _H

1	5														1	0
0)	0	0	0	0	0	0	0	0	0	0	0	0	0	XS13	XS15

XS13, XS15 Transmit Spare Bit

E1: CRC-4 Multiframe

Dependent on bit FMR.XAS and framer mode spare bits of service word in CRC-4 multiframe 13 and 15 are replaced by XS13 and XS15.



8.9.5 Receive Framer Registers

RCMDR

T1/E1 Receive Command Register

Access	: read/write
Address	: 00 _H
Reset Value	: 0000 _H

15										5	4	1	0
0	0	0	0	0	0	0	0	0	0	0	SIM(3:0)		FRS

SIM Alarm Simulation

This bit field enables alarm simulation in the receive framer. See codes for specific function.

- $0000_{\rm B}$ Disable alarm simulation.
- 0001_B Simulate loss of signal

Setting this code:

- Generate 'Loss of Signal Status' interrupt vector.
- Flag 'Loss of Signal' via bit FSR.LOS.
- Generate PDEN interrupt vector.

- Flag 'Pulse Density Code Violation Detected' via bit FSR.PDEN/ AUX.

Removing this code:

- Generate 'Loss of Signal Status' interrupt vector.
- Remove signalling of 'Loss of Signal'.
- Generate PDEN interrupt vector.
- Remove signalling of 'Pulse Density Code Violation Detected'.
- 0010_B Simulate Alarm Indication Signal

Setting this code:

- Generate 'Loss of Frame Alignment' interrupt vector.
- Flag 'Loss of Frame Alignment' via bit FRS.LFA.
- Generate 'Alarm Indication Signalled' interrupt vector.
- Flag 'Alarm Indication Signalled' via bit FRS.AIS.





Removing this code:

- Generate 'Loss of Frame Alignment Status' interrupt vector.
- Remove signalling of 'Loss of Frame Alignment'.
- Generate 'Alarm Indication Signal Status' interrupt vector.
- Remove signalling of 'Alarm Indication Signalled'.
- 0011_B Simulate auxiliary pattern ('...010101...' pattern)

This sequence simulates also loss of frame (required for auxiliary pattern).

Setting this code:

- Generate 'Auxiliary Pattern Status' interrupt vector.
- Generate 'Loss of Frame Alignment Status' interrupt vector.
- Flag 'Loss of Signal' via bit FRS.LFA.
- Flag 'Auxiliary Pattern detected' via bit FRS.PDEN/AUX.

- Flag 'Loss of Multiframe Alignment' via bit FRS.LMFA (CRC-4 Multiframe mode).

- Increment framing error counter by 3 or 4 depending on RFMR.SSP

Removing this code:

- Generate 'Auxiliary pattern Status' interrupt vector.
- Generate 'Loss of Frame Alignment Status' interrupt vector.
- Remove signalling of 'Loss of Frame Alignment'.
- Remove signalling of FRS.PDEN/AUX.
- Remove signalling of 'Loss of Multiframe Alignment'.
- 0100_B Simulate loss of frame

Setting this code:

- Generate 'Loss of Frame Alignment Status' interrupt vector.
- Flag 'Loss of Signal' via bit FRS.LFA.

- Flag 'Loss of Multiframe Alignment' via bit FRS.LMFA (CRC-4 multiframe mode).

- Increment framing error counter by 2, 3, or 4 (depends on RFMR.SSP).

- Increment errored seconds (T1 mode only).

Removing this code:

- Generate 'Loss of Frame Alignment Status' interrupt vector.
- Remove signalling of 'Loss of Frame Alignment'.
- Remove signalling of 'Loss of Multiframe Alignment'.



0101_B Simulate remote alarm

Setting this code:

- Generate 'Remote Alarm Status' interrupt vector.
- Flag 'Received Remote Alarm' bit FRS.RRA.

Removing this code:

- Generate 'Remote Alarm Status' interrupt vector.
- Remove signalling of 'Receive Remote Alarm'.
- 0110_B Simulate CRC error (T1 ESF or E1 CRC-4 multiframe mode)

Setting this code:

- Generate CRC interrupt vector.
- Increment CRC error counter.

Removing this code:

- Stop generation of CRC interrupt vector.
- Stop increment of CRC error counter.

FRS Force Resynchronization

A transition from low to high will force the frame aligner to execute a resynchronization of the pulse frame. The procedure depends on the status of bit FMR.SSP.

- 0 No operation.
- 1 Change from '0' to '1' forces resynchronization.



RFMR T1/E1 Receive Mode Register

Access	: read/write
Address	: 01 _H
Reset Value	: 0000 _H

15				11	10	9	8	7	6	5		3	2	1	0
0	0	0	0	LOSR	ALMF	RRAM	AIS3	SSP	SSC((1:0)	0	SRAF	T1E1	FM(1:0)

LOSR

Loss of Signal Recovery

This bit sets the conditions for 'Loss of Signal' detection.

T1

- 0 Loss of signal cleared, when pulse density defined by register PCR is detected during a time interval declared by register PCD.
- Loss of signal cleared, when pulse frame density defined by register PCR is detected during a time interval declared by register PCD and a pulse density of at least N '1's in every N+1 octets (0<N<24) during recovery interval defined in register PCD is detected.
- E1
- 0 Loss of signal cleared, when pulse density defined by register PCR is detected during a time interval declared by register PCD.
- 1 No function.

ALMF Automatic Loss of Multiframe

This bit selects condition for automatic loss of multiframe.

T1

- 0 CRC errors do not cause loss of frame alignment.
- 1 320 or more CRC errors in one second cause loss of frame alignment.

E1

- 0 CRC errors do not cause loss of frame alignment.
- 1 915 or more CRC-4 errors in one second cause loss of frame alignment.



RRAM Receive Remote Alarm Mode

The conditions for remote (yellow) alarm detection can be selected via this bit to allow detection even in the presence of BER 10⁻³. Remote alarm detection is flagged in register FRS.RRA and can be signalled as an interrupt.

T1: F4

0 Normal operation

Detection:

Bit $2 = 0^{\circ}$ in every speech channel per frame.

Release:

The alarm will be reset when above conditions are no longer detected.

1 Detection with BER 10⁻³

Detection:

Bit $2 = 0^{\circ}$ in 255 consecutive speech channels.

Release:

The alarm will be reset when receiver does not detect the Bit 2 = '0' condition for three consecutive pulseframes.

T1: F12

0 Normal operation

Depending on bit FMR0.SRAF:

0 Detection:

FS-bit of frame 12 is forced to '1'.

Release:

The alarm will be reset when above conditions are no longer detected.

1 Detection:

Bit 2 = 0' in every speech channel per frame.

Release:

The alarm will be reset when above conditions are no longer detected.

1 Detection with BER 10⁻³

Remote alarm detection depending on bit FMR0.SRAF:

0 Detection:

FS-bit of frame 12 is forced to '1'.

Release:

The alarm will be reset when receiver does not detect the 'Fs-bit' condition for three consecutive multiframes.



1 Detection:

Bit 2 = 0' in 255 consecutive speech channels.

Release:

The alarm will be reset when receiver does not detect the Bit 2 = '0' condition for three consecutive pulseframes.

T1: ESF

0 Normal operation

Remote alarm detection depending on bit FMR0.SRAF:

0 Detection Pattern '1111 1111 0000 0000...' in data link channel.

Release:

The alarm will be reset when above conditions are no longer detected.

1 Detection:

Bit $2 = 0^{\circ}$ in every speech channel per frame.

Release:

The alarm will be reset when above conditions are no longer detected.

1 Detection with BER 10⁻³

Remote alarm detection depending on bit FMR0.SRAF:

0 Detection

Pattern '1111 1111 0000 0000...' in data link channel.

Release:

The alarm will be reset when receiver does not detect 'DL pattern' for three times in a row.

1 Detection:

Bit $2 = 0^{\circ}$ in 255 consecutive speech channels.

Release:

The alarm will be reset when receiver does not detect the Bit 2 = '0' condition for three consecutive pulseframes.

AIS3 Select AIS Condition

This bit selects the condition which leads to AIS reporting.

T1: F4, F12

- 0 AIS (blue alarm) is indicated, when two or less zeros in the received bit stream are detected in a time interval of 12 frames.
- 1 AIS (blue alarm) detection is only enabled, when framer is in asynchronous state. The alarm is indicated, when three or less



zeros within a time interval of 12 frames are detected in the received bit stream.

T1: ESF

- 0 AIS (blue alarm) is indicated, when two or less zeros in the received bit stream are detected in a time interval of 24 frames.
- 1 AIS (blue alarm) detection is only enabled, when framer is in asynchronous state. The alarm is indicated, when five or less zeros within a time interval of 24 frames are detected in the received bit stream.

SSP Select Synchronization/Resynchronization Procedure

T1: F12

- 0 Specified number of errors in FT framing or specified number of errors in FS framing leads to loss of synchronization (FRS.LFA). In the case of FS bit framing errors, bit FRS.LMFA is set additionally. A complete new synchronization procedure is initiated to regain pulseframe alignment and then multiframe alignment.
- 1 Specified number of errors in FT framing has the same effect as above. Specified number of errors in FS framing only initiates a new search for multiframe alignment without influencing pulseframe synchronous state (FRS.LMFA is set).

T1: ESF

- 0 Synchronization is achieved only on verification of the framing pattern.
- 1 Synchronous state is reached when framing pattern and CRC-6 checksum are correctly found.

SSC Select Synchronization Conditions

T1

Loss of Frame Alignment (FRS.LFA or opt. FRS.LMFA) is declared if

- 00_B 2 out of 4 framing bits
- 01_B 2 out of 5 framing bits
- 10_B **F12**

2 out of 6 framing bits

ESF

2 out of 6 framing bits per multiframe period

11_B 4 consecutive incorrect multiframe pattern

It depends on the selected multiframe format and optionally on bit FMR.SSP which framing bits are observed:



	F12 SSP = 0: FT bits \rightarrow FRS.LFA: FS bits \rightarrow FRS.LFA and FRS.LMFA SSP = 1:FT \rightarrow FRS.LFA FS \rightarrow FRS.LMFA									
	ESF ESF framing bits \rightarrow FRS.LFA									
	E1									
	 00_B 3 out of 4 consecutive FAS or service word errors 01_B 4 out of 4 consecutive FAS or service word errors 10_B 3 out of 3 FAS errors 11_B 4 out of 4 FAS errors 									
SRAF	Select Remote (Yellow) Alarm Format									
	This bit is valid for T1 mode only.									
	T1: F4									
	0/1 Bit 2 = '0' in every channel.									
	T1: F12									
	0 FS bit of frame 12.									
	1 Bit $2 = 0^{\circ}$ in every channel.									
	T1: ESF									
	0 Pattern '1111 1111 0000 0000' in data link channel.									
	1 Bit $2 = 0^{\circ}$ in every channel.									
T1E1	T1/E1 Mode Selection									
	This bit switches the receive framer into T1 or E1 mode.									
	0 Select T1 mode.									
	1 Select E1 mode.									
FM	Select Frame Mode									
	This bit field selects the framing mode of the receive framer.									
	T1									
	00 _B ESF-Format									
	01 _B F12-Format									
	10 _B F4-Format									
	Other Reserved									
	E1									
	00 _B Doubleframe									
	01 _B CRC-4									
	10 _B CRC-4 Interworking mode									
	Other Reserved									



RLCR0 T1/E1 Receive Loop Code Register 0

Access	: read/write
Address	: 02 _H
Reset Value	: 0000 _H

15	14					98							1 (D
0	LCS	0	0	0	0	LDCL(1:0)	0	0	0	0	0	0	LACL(1:	0)

LCS Loop Code Select

This bit switches between line loopback code defined in ANSI T1.403 or a user definable loopback code defined in register RLCR1.

- 0 Select ANSI codes.
- 1 Select line loopback code defined in register RLCR1.
- LDCL Line Loopback Deactuate Code Length

This bit field determines the length of the line loopback deactuate code specified in register TLCR1. The length of the loopback code can be specified in a range of 5 to 8 bits.

 00_{B} .. 11_{B} Specifies code length in the range of 5 to 8 bits.

LACL Line Loopback Actuate Code Length (5-8 bit)

This bit field determines the length of the line loopback actuate code specified in register TLCR1. The length of the loopback code can be specified in a range of 5 to 8 bits.

 00_{B} .. 11_{B} Specifies code length in the range of 5 to 8 bits.

Note: Codes of smaller length might be activated by multiple entry, e.g. code 001: write 001001 to LCR1 register and define code length of 6 bits.



RLCR1 T1/E1 Receive Loop Code Register 1

Access	: read/write
Address	: 03 _H
Reset Value	: 0000 _H

15 8	3	7	0
LDC(7:0)		LAC(7:0)	

LDC	Line Loopback Deactuate Code
	This incoming bit stream will be compared against this bit field if enabled via bit RLCR0.LCS.
	Note: Most significant bit is sent first. E.g. TCLR0.LDCL = 01_B specifies code length to be six bits long. In this case LDC(5) is sent first.
LAC	Line Loopback Actuate Code
	This incoming bit stream will be compared against this bit field if enabled via bit RLCR0.LCS.
	Note: Most significant bit is sent first. E.g. TCLR0.LACL = 01_B specifies code length to be six bits long. In this case LAC(5) is sent first.



RPRBSC T1/E1 Receive PRBS Control Register

Access	: read/write
Address	: 04 _H
Reset Value	: 001F _H

EPRM PRP(1:0) FPL(4:0)

EPRM	Enable PRBS Monitor					
	This b	it enables the PRBS monitoring function. When PRBS monitor is enabled the pseudo-random pattern synchronizer logs onto the pseudo-random pattern defined in PRB.				
	0	PRBS monitor is disabled.				
	1	PRBS monitor is enabled.				
PRP Pseudo-Random Pattern						
	00 _B	The incoming pattern is compared according to 2^{15} -1 (ITU-T O.151)				
	01 _B	The incoming pattern is compared according to $2^{20}\ 1$ (ITU-T 0.151)				
	11 _B	The incoming pattern is compared to the fixed pattern, defined in RFPR0 and RFPR1. The pattern length is defined in FPL.				
	Other	Reserved				
FPL	Fixed Pattern Length, e.g.: =10010 means pattern length is equal to 19, which implies that the bits RFPR1/0.FP(18)FP(0) form the PRBS.					



RFPR0 T1/E1 Receive Fixed Pattern Register Low Word

Access	: read/write
Address	: 05 _H
Reset Value	: 0000 _H

15	0
FP(15:0)	

FP Fixed Pattern Low Bytes

See description below.

RFPR1 T1/E1 Receive Fixed Pattern Register High Word

Access	: read/write
Address	: 06 _H
Reset Value	: 0000 _H

15

FP(31:16)

FP Fixed Pattern High Bytes

This bit field together with RFPR0.FP defines a bit sequence, which will be monitored in the PRBS synchronous state. FP is compared in the order FP(RPRBSC.FPL-1) down to FP(0) and comparison will be repeated until deactivated.

0



RPTSL0 T1/E1 Receive PRBS Time Slot Number Register Low Word

Access	: read/write
Address	: 07 _H
Reset Value	: FFFF _H

15	0
TSL(15:0)	

TSL Time slot 15..0 Select See description below.

RPTSL1 T1/E1 Receive PRBS Time Slot Number Register High Word

Access	: read/write
Address	: 08 _H
Reset Value	: 00FF _H

15

TSL(23:16)

TSL Time slot 31..16 Select

Selected bits in bit field TSL and RPTSL0.TSL determine those time slots, which are used for PRBS monitoring. Time slots can be programmed arbitrarily. E.g. if RPTSL0.TSL(1) and RPTSL0.TSL(2) are set to '1', the PRBS is monitored continuously over both time slots combined.

0



IMR T1/E1 Receive Interrupt Mask Register

Access	: read/write
Address	: 09 _H
Reset Value	: 0000 _H

15				11	10	9	8	7	6	Ũ	4	3	2	1	0
0	0	0	0	T400	CRC	PDEN /AUX	FAS	MFAS	AISS	LOSS	RAS	ES	SEC	LLBS	PRBSS

For each framer interrupt vector an interrupt vector generation mask is provided. Generation of an interrupt vector itself does not necessarily result in assertion of the interrupt pin. For description of interrupt concept and interrupt vectors see "Layer One Interrupts" on Page 137.

The following definition applies:

- 1 The corresponding interrupt vector is suppressed by the device.
- 0 The corresponding interrupt vector is generated.

T400	Mask '400 millisecond Timer'
CRC	Mask 'CRC Error'
PDEN/AUX	Mask 'Pulse Density / Auxiliary Pattern'
FAS	Mask 'Frame Alignment Status'
MFAS	Mask 'Multiframe Alignment Status'
AIS	Mask 'Alarm Indication Status'
LOSS	Mask 'Loss of Signal Status'
RAS	Mask 'Remote Alarm Status'
ES	Mask 'Errored Second'
SEC	Mask 'One Second Tick'
LLBS	Mask 'Line Loopback Status'
PRBSS	Mask 'PRBS Status'



RFMR1 T1/E1 Receive Mode Register 1

Access	: read/write
Address	: 0A _H
Reset Value	: 0000 _H

15											4	2	1	0
0	0	0	0	0	0	0	0	0	0	0	FRST(2	2:0)	EACM	ECM

FRST Force Resynchronization Timer

This bit field defines the time after which the framer automatically starts resynchronization if Emulator Automatic Check Mode is enabled.

- 0..7 Automatic resynchronization after (FRST+1)*8 milliseconds.
- EACM Enable Emulator Automatic Check Mode

This bit enables automatic resynchronization mode. After loss of frame the receive framer starts resynchronization after (FRST+1)*8ms when frame search is not started by system software. If EACM is disabled system software has to force resynchronization by setting bit RCMDR.FRS.

ECM Error Counter Mode

- 0 Unbuffered error counter mode. Counters are updated when respective error occurs. Counter registers are directly readable and cleared automatically at the end of a read cycle.
- 1 Buffered error counter mode. Actual error counts are hidden from user and updated in background. The counter is copied to the bus register at one second intervals and reset automatically. This operation is synchronous with the periodic one second interrupt which alerts software to read the register.



PCD T1/E1 Receive Pulse Count Detection Register

Access	: read/write
Address	: 0B _H
Reset Value	: 0015 _H

15										5	0
0	0	0	0	0	0	0	0	0	0	PCD(5:0)	

PCD

Pulse Count Detection

A 'Loss of Signal' alarm will be detected, if the incoming data stream has zero octets for a programmable number T of consecutive octets. The number T is programmable via the PCD register and can be calculated as follows:

 $T = 8^{*}(PCD+1), 1 \le PCD \le 63.$

E.g. PCD = 21 sets loss of signal threshold to 176 (=(21+1)*8) zeros.

Note: For T1 mode time detection interval has cumulative uncertainty of 1 per 193 clocks.



PCR T1/E1 Receive Pulse Count Recovery Register

Access	: read/write
Address	: 0C _H
Reset Value	: 0015 _H

15										5	0
0	0	0	0	0	0	0	0	0	0	PCR(5:0)	

PCR

Pulse Count Recovery

'Loss of Signal' alarm will be cleared, when a programmable pulse density is detected in the received bit stream. A pulse is a logical '1' in the received bit stream. The number of pulses M which must occur in a certain time interval, which is programmable via register PCR, can be calculated as follows:

 $M = PCR, 1 \le PCR \le 63.$

Additional 'Loss of Signal' recovery condition may be selected by using RFMR.LOSR.



FRS T1/E1 Receive Status Register

Access	: read/write
Address	: 40 _H
Reset Value	: 0000 _H

15	14	13	12	11	10	9	8					3	2	1	0
0	NMF	LOS	AIS	LFA	RRA	LMFA	FSRF	0	0	0	0	PDEN AUX	LLBDD	LLBAD	PRBS

Each bit in the framer receive status register declares a specific condition dependent on the selected modes. The following convention applies to the individual bits:

- 0 The named status is not or no longer existing.
- 1 The named status is currently effective.

The change of status bit (except FSRF) can also be used to generate a framer interrupt vector. See also register IMR which describes how to enable/disable interrupt vector generation and refer to the description of framer interrupt vector on page "Layer One Interrupts" on Page 137.

NMF	No Multiframe Found
	E1: CRC-4 Interworking
	This bit is set, if no multiframe is found after 400 milliseconds.
LOS	Loss of Signal (Red Alarm)
	This bit is set, when the 'Loss of Signal' condition has been detected.
	T1
	Detection
	An alarm will be generated if the incoming data stream remain at logical zero for 168 cycles.
	Recovery
	The recovery procedure starts after detecting a logical 1. The LOS alarm is cleared if 21 one's are detected within 168 bits (12.5%).
	E1
	see T1 and "Error Performance Monitoring and Alarm Handling" on

Page 98.



AIS Alarm Indication Signal (AIS)

This bit is set, when the alarm indication condition defined by bit RFMR.AIS3 has been detected. The flag stays active for at least one multiframe. It will be reset with the beginning of the next following multiframe, if no alarm condition is detected.

LFA Loss of Frame Alignment

T1

This bit is set, when the 'Loss of Frame Alignment' condition defined by bits RFMR.SSP and RFMR.SSC has been detected. The flag is cleared, when synchronization has been regained.

E1

This bit is set, when the 'Loss of Frame Alignment' condition defined by bit RFMR.SSC has been detected. The flag is cleared, when synchronization has been regained.

RRA Received Remote Alarm (Yellow Alarm)

Condition for receive remote alarm is defined by bit FMR.RRAM. The flag is set after detecting remote alarm (yellow alarm).

LMFA Loss of Multiframe Alignment

T1: F12

This bit is set, when the condition for 'Loss of Multiframe Alignment' defined by bit RFMR.SSC has been detected. The flag is cleared after multiframe synchronization has been regained.

E1: CRC-4 Multiframe, CRC-4 Interworking

This bit is set in CRC-4 multiframe or CRC-4 interworking mode, when double frame alignment is lost. This bit is reset, when the multiframe pattern is acquired or after 400 milliseconds in CRC-4 interworking mode, when NMF is asserted.

FSRF Frame Search Restart Flag

This bit toggles on each new pulse frame search started. This function can be used to recognize multiple candidates. If FSRF does not toggle, but LFA and LMFA remain active, the synchronizer has multiple candidates and cannot determine which one is correct.

Note: This flag can not be used to generate an interrupt vector.



PDEN/AUX	T1
	Pulse Density Code Violation Detected
	This bit is set, when the pulse density of the received data stream is below the requirement defined by ANSI T1.403.
	E1
	Auxiliary Pattern Detected
	This bit is set, when the pattern '010101' has been detected concurrent with loss of frame.
LLBDD	Line Loop-Back Deactuation Signal Detected
	This bit is set, when line loopback deactuate signal is detected and then received over a period of more than 33,16ms with a bit error rate less than 1/100. The bit remains set as long as the bit error rate does not exceed 1/100.
	If framing is aligned, the first bit position of any frame is not taken into account for the error rate calculation. If frame alignment state is not synchronized, all received data bits are searched for the LLBD pattern.
LLBAD	Line Loop-Back Actuation Signal Detected
	This bit is set to one in case the LLB actuate signal is detected and then received over a period of more than 33,16ms with a bit error rate less than 1/100. The bit remains set as long as the bit error rate does not exceed 1/100.
	If framing is aligned, the first bit position of any frame is not taken into account for the error rate calculation. If frame alignment state is not synchronized, all receive data bits are searched for the LLBA pattern.
PRBS	PRBS status
	This bit is set, when the PRBS receiver is in the synchronous state. It is set high if the synchronous state is reached even in the presence of a BER 1/10. A data stream containing all zeros with / without framing bits is also a valid pseudo-random bit sequence.



0

Register Description

FEC T1/E1 Receive Framing Error Counter

Access	: read/write
Address	: 41 _H
Reset Value	: 0000 _H

15

FE(15:0)

FE Framing Erro

Framing Error Counter

The counter will not be incremented during asynchronous state. Error counter mode (Clear on Read or Errored Second) depends on register RFMR1.ECM. In errored second mode the counter is 10 bit wide, otherwise 16 bit.

T1: F12

The counter will be incremented when incorrect FT and FS bits are received.

T1: ESF

The counter will be incremented when incorrect FAS bits are received.

E1

The counter will be incremented when incorrect FAS words are received.



CEC T1/E1 Receive CRC Error Counter

Access	: read/write
Address	: 42 _H
Reset Value	: 0000 _H

15

0

CR(15:0)

CR CRC Errors

The counter will not be incremented during asynchronous state. Error counter mode (Clear on Read or Errored Second) depends on register RFMR1.ECM. In errored second mode the counter is 10 bit wide, otherwise 16 bit.

T1: F12

No function.

T1: ESF

The counter will be incremented when a multiframe has been received with a CRC error.

E1: Doubleframe

No function.

E1: CRC-4 Multiframe

In CRC-4 multiframe mode the counter will be incremented when a submultiframe has been received with a CRC error.



0

Register Description

EBC T1/E1 Receive Errored Block Counter

Access	: read/write
Address	: 43 _H
Reset Value	: 0000 _H

15

EB(15:0)

EΒ

E-Bit or Errored Block counter

The counter will not be incremented during asynchronous state. Error counter mode (Clear on Read or Errored Second) depends on register RFMR1.ECM. In errored second mode the counter is 10 bit wide, otherwise 16 bit.

T1

The counter will be incremented once per multiframe if a submultiframe has been received with a CRC error or an errored frame alignment has been detected.

E1: Doubleframe

No function.

E1: CRC-4 Multiframe

The counter will be incremented each time the framer receives a CRC-4 multiframe with S_i bit in frame 13 or frame 15 set to zero.



0

Register Description

BEC T1/E1 Receive Bit Error Counter

Access	: read/write
Address	: 44 _H
Reset Value	: 0000 _H

15

BE(15:0)

BE Bit Error Counter

Error counter mode (Clear on Read or Errored Second) depends on register RFMR1.ECM. In errored second mode the counter is 10 bit wide, otherwise 16 bit.

T1

This bit counter will be incremented with every received PRBS bit error in the PRBS synchronous state.



8.9.6 Facility Data Link Registers

Facility data link registers control the signalling channels of T1, E1 as well as the signalling channels of the DS3 C-bit parity format (Path Maintenance Data Link and Far End Alarm and Control Channel).

RCR1

Receive Channel Configuration Register 1

Access	: read/write
Address	: 00 _H
Reset Value	: 0000 _H

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	RAH2	RAH1	RTF	(1:0)	INV	RIFTF	BFE	BRM	BRAC	RAL2	RAL1	XCRC	CRC DIS	RON	HDLC

RAH2	Receive Address High Byte 2 Valid							
	This	This bit enables byte RAH.RAH2 for address comparison.						
	0	Disable						
	1	Enable						
RAH1	Rece	Receive Address High Byte 1 Valid						
	This	This bit enables byte RAH.RAH1 for address comparison.						
	0	Disable						
	1	Enable						
RTF	RFIFO Threshold Level							
	This bit field sets the threshold of the receive FIFO and is applied to both pages of the receive FIFO. A 'Receive Pool Full' interrupt vector will be generated, when the programmed threshold is reached. The threshold value is given as follows:							
	00 _B	32 byte threshold						
	01 _B	16 byte threshold						
	10 _B	4 byte threshold						
	11 _B	2 byte threshold						



INV	Invert data input from Receive Framer							
	This bit enables data inversion between receive framer and receive signalling controller.							
	0 Disable data Inversion.							
	1 Enable data inversion.							
RIFTF	Report Interframe Time-fill Change							
	This bit selects, that interframe time-fill changes should be reported.							
	0 Disable IFF status messages.							
	1 Enable IFF status messages.							
BFE	Enable BOM Filter Mode							
	This bit selects, that byte oriented messages have to be filtered. The BOM is reported only if 7 out 10 data is received. This bit is valid in BOM mode only.							
	0 Disable BOM filter mode.							
	1 Enable BOM filter mode.							
BRM	BOM Receive Mode							
	This bit switches continuous and 10 byte packet reception of the receive signalling controller. This bit is valid in BOM mode only.							
	0 Enable continuous reception.							
	1 Enable 10 bytes packets.							
BRAC	BOM Receiver Active							
	T1: ESF							
	This bit switches the BOM receiver to operational state (on) or inoperational state (off). When BOM Receiver is switched on, an automatic switching between HDLC mode and BOM mode is enabled. If eight or more consecutive '1's are detected, the BOM mode is entered. Upon detection of a flag in the data stream, the signalling controller switches back to HDLC mode.							
	0 Switch BOM receiver off.							
	1 Switch BOM receiver on.							
RAL2	Receive Address Low Byte 2 Valid							
	This bit enables byte RAL.RAL2 for address comparison.							
	0 Disable							
	1 Enable							



RAL1	Receive Address Low Byte 1 Valid							
	This bit enables byte RAL.RAL1 for address comparison.							
	0 Disable							
	1 Enable							
XCRC	Transfer CRC to RFIFO							
	This bit defines, that CRC of incoming data packets shall be transferred to the receive FIFO or not.							
	0 No transfer of CRC to RFIFO.							
	1 Transfer of CRC to RFIFO.							
CRCDIS	CRC Check Disable							
	This bit enables or disables the CRC check of incoming data packets.							
	0 Enable CRC check.							
	1 Disable CRC check.							
RON	Receiver On/Off							
	This bit switches the receiver of the facility data link channel to operational (on) or inoperational state (off).							
	0 Switch receiver off.							
	1 Switch receiver on.							
HLDC	HDLC Mode							
	This bit identifies the protocol mode of the facility data link receiver.							
	0 Set protocol mode to transparent.							
	1 Set protocol mode to HDLC.							



RCR2 Receive Channel Configuration Register 2

Access	: read/write
Address	: 01 _H
Reset Value	: 0000 _H

15	14	13	12	10	9	7	6	5	4	3	2	1	0
PAS	SAUM	SAUP	SACR	C(2:0)	SASS	SM(2:0)	SA8E	SA7E	SA6E	SA5E	SA4E	SMF	T1E1

PAS Pattern Select for SSM and CRC Count Function This bit selects the default pattern for synchronization status messages and bit error indication. 0 Use pattern defined in ETS 300233. 1 Use patterns specified in registers VSSM and VCRC. SAUM S₂-bit Update Mode This bit selects the update mode for the Sa-bits located in register RSAW1..RSAW3. E1: Doubleframe 0 S_a-bits are updated after eight frames. S_a-bits are updated only, if S_a data changes. Update is done after 1 eight frames. E1: CRC-4 Multiframe 0 S_a-bits are updated after every multiframe. 1 S_a-bits are updated only, if S_a data changes. Update is done on a multiframe start. SAUP S_a-Bit Update This bit enables the S_a-bit update function. 0 Disable update of S_a-bits. Enable update of S_a-bits using RSAW1..RSAW3 registers. 1



SACRC	S _a -bit Select for CRC Function								
		it field enables the CRC count function of the selected S _a -bit.							
	0	Disable CRC count function.							
	15	Enable CRC count function for bit S_{a4} S_{a8} , e.g. SACRC = 2 selects bit S_{a8} for CRC count function.							
	Other	Reserved							
SASSM	S _a -bit	Select for SSM Function							
	select report	it field enables the synchronization status message function of the ed S_a -bit. The SSM function checks incoming messages and s any change if a synchronization status message has been ed three times in a row.							
	0	Disable SSM function.							
	15	Enable SSM function for bit $S_{a4}S_{a8}$, e.g. SASSM = 2 selects bit S_{a8} for SSM function.							
	Other	Reserved							
SA8ESA4E	S _a -bit Signalling Enable								
		g one of the bits switches between ${\rm S}_{\rm a}\mbox{-bit}$ access or protocol s of the selected bits.							
	0	Enable S _a -bit access via register RSAW1-3.							
	1	Enable protocol access (HDLC, transparent). Selected bits will be combined to receive protocol data.							
SMF	Select Multiframe Format								
	This bit switches between doubleframe and CRC-4 multiframe format.								
	0	Select doubleframe format.							
	1	Select CRC-4 multiframe format.							
T1E1	T1/E1	Mode Selection							
	This b	it switches the receive signalling controller into T1 or E1 mode.							
	0	Select T1 mode.							
	1	Select E1 mode.							



0

Register Description

RFF Receive FIFO Register

Access	: read
Address	: 02 _H
Reset Value	: 0000 _H

15

RFIFO(15:0)

RFIFO Receive FIFO Data

This bit field contains the first 16 bit word of the receive FIFO of the signalling controller. The receive FIFO itself consists of two pages with 32 bytes, thus 16 words can be stored inside the receive FIFO at a time. Port status and FIFO operations can be accessed via register PSR and register HND.

The first bit received is stored in bit 0.



XCR1 Transmit Channel Configuration Register 1

Access	: read/write
Address	: 03 _H
Reset Value	: 0000 _H

15		8	7		4	3	2	1	0
	PBYTE(7:0)			PCNT(3:0)		INV	XON	DIS CRC	SF

PBYTE	Preamble Byte								
	This bit field selects the preamble byte to be sent after interframe time- fill transmission is stopped.								
PCNT	Preamble Count								
	This bit field selects the amount of preamble repetitions.								
INV	Invert Data								
	This bit enables data inversion between transmit signalling controller and transmit framer.								
	0 Disable data Inversion.								
	1 Enable data inversion.								
XON	Transmitter On/Off								
	This bit switches the transmitter of the facility data link to operational (on) or inoperational state (off).								
	0 Switch transmitter off.								
	1 Switch transmitter on.								
DISCRC	Disable CRC								
	This bit enables CRC generation and transmission on transmission of HDLC packets.								
	0 Enable CRC generation.								
	1 Disable CRC generation.								



SF

Register Description

Shared Flags

This bit enables transmission of protocol data with shared flags.

- 0 Disable shared flags.
- 1 Enable shared flags.



XCR2 Transmit Channel Configuration Register 2

Access	: read/write
Address	: 04 _H
Reset Value	: 0000 _H

15							8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	IFTF	SA8E	SA7E	SA6E	SA5E	SA4E	SMF	T1E1

IFTF	Interframe Time Fill							
	This bit determines the interframe time of the transmit signalling controller.							
	0 Interframe time fill is 7E _H .							
	1 Interframe time fill is FF _H .							
SA8ESA4E	S _a -bit Signalling Enable							
	Setting one of the bits switches between normal S_a -bit access or protocol access of the selected bits.							
	0 Enable S _a -bit access via register XSAW1-3.							
	1 Enable protocol access (HDLC, transparent). Selected bits will be combined for protocol data transmission.							
SMF	Select CRC-4 Multiframe Format							
	This bit switches between doubleframe and multiframe format.							
	E1							
	0 Select doubleframe format.							
	1 Select CRC-4 multiframe format.							
T1E1	T1/E1 Mode Selection							
	This bit switches the receive signalling controller into T1 or E1 mode.							
	0 Select T1 mode.							
	1 Select E1 mode.							



XFF Transmit FIFO Register

Access	: write
Address	: 05 _H
Reset Value	: 0000 _H

15

XFIFO(15:0)

0

XFIFO Transmit FIFO Data

This bit field writes a 16 bit word to the transmit FIFO of the signalling controller. The transmit FIFO itself consists of two pages with 32 bytes, thus 16 words can be written to the transmit FIFO at a time. Port status and FIFO operations can be accessed via register PSR and register HND.

Data written to the transmit FIFO is sent starting with bit 0 up to bit 15.



PSR Port Status register

Access	: read
Address	: 06 _H
Reset Value	: 0000 _H

15	14	13	12		8	7	6	5	4		0
	XRA	XFW		RBC(4:0)		SMODE	E(1:0)	BRFO		STAT(4:0)	

- XRA **Transmit Repeat Active** This bit indicates that the transmit signalling controller is operating in repeat mode. 0 Normal operation 1 Repeat operation XFW Transmit FIFO Write Enable This bit indicates that data can be written to XFF.XFIFO. This bit is for polling use with the same meaning as the 'Transmit Pool Ready' interrupt vector. RBC **Receive Byte Count** This bit field indicates the amount of data stored in the receive FIFO. Valid after a 'Receive Message End' interrupt vector is generated. Receive byte count will be cleared, when a 'Receive Message Clear' command is executed via register HND. A zero byte count in combination with a 'Receive Pool Full' or 'Receive Message End' interrupt vector means that 32 bytes are available in the receive FIFO. SMODE Receiver Status Mode This bit indicates the status of the receive signalling controller. If BOM mode is selected via bit RCR1.BRM the receiver switches automatically between HDLC mode and BOM mode. HDLC mode 10_B 01_B BOM mode
 - Other Reserved



BRFO	BOM Rec	eive FIFO Overflow
	0 No	overflow
	1 RF	Foverflow
	The statu command	is word will be cleared after a 'Receive Message Clear' is issued.
STAT	Receive F	IFO Status
	This bit fie	Id reports the status of the data stored in the receive FIFO.
	HDLC mo	de
	00000 _B	Valid HDLC Frame
	00001 _B	Receive Data Overflow
	00010 _B	Receive Abort
	00011 _B	Not Octet
	00100 _B	CRC Error
	00101 _B	Channel Off
	BOM MO	DE
	00000 _B	BOM Filtered data declared
	00001 _B	BOM data available
	00010 _B	BOM End
	00011 _B	BOM filtered data undeclared
	00100 _B	BOM header error (ISF, incorrect synchronization format)



HND Handshake Register

Access	: write
Address	: 07 _H
Reset Value	: 0000 _H

15							8			5	4	3	2	1	0
0	0	0	0	0	0	0	RMC	0	ABORT	XRES	XREP	OBI	XHF	XTF	XME

Note: Receive command (bit 8) and transmit commands (bit 5 down to bit 0) can not be issued at the same time. Doing so will cause the facility data link to omit the transmit commands.

RMC	Receive Message Complete This bit is a confirmation from CPU that a data block has been read from RFIFO following a 'Receive Pool Full' or 'Receive Message End' interrupt vector and that the occupied page can now be released.								
	0	No function							
	1	Release page of receive FIFO.							
	Note:	If this bit is set, the low byte (transmit commands) of the register HND is ignored.							
ABORT	Abort	Frame							
	Setting this bit aborts HDLC frames which are transmitted.								
	0	Normal operation							
	1	Abort HDLC frame.							
XRES	Transi	mitter Reset							
		it resets the signalling controller transmit. However, the contents control register will not be reset.							
	0	Normal operation							
	1	Transmitter reset							
XREP	Transi	mission Repeat							
		g this bit together with bit XTF indicates that the contents stored in FIFO shall be repeatedly transmitted by the TE3-CHATT.							
	0	No cyclic transmission.							



	1 Enable cyclic transmission.
OBI	Odd Byte Count Indicator
	Setting this bit together with bit XME indicates the number of bytes written to XFF.XFIFO is odd. This means the <u>lower</u> byte of the last write transfer to the transmit FIFO is valid only. In HDLC mode the status byte written to transmit FIFO must be included in calculation.
	0 Even number of bytes stored in XFF.XFIFO.
	1 Odd number of bytes stored in XFF.XFIFO.
XHF	Transmit HDLC frame
	Setting this bit indicates that the contents written to XFF.XFIFO shall be transmitted as HDLC frame. If data written to XFF.XFIFO completes a HDLC frame, bit XME must be set together with XHF in order to generate CRC and flag.
	0 No function
	1 Transmit data stored in XFF.XFIFO in HDLC format.
XTF	Transmit transparent frame
	Setting this bit indicates that the contents written to XFF.XFIFO shall be transmitted in transparent mode.
	0 No function
	1 Transmit data stored in XFF.XFIFO fully transparent, i.e. without bit stuffing and CRC.
XME	Transmit Message End
	Setting this bit indicates that the last data block written to XFF.XFIFO completes the current frame. The last byte of the data block written to the transmit FIFO is a status word indicating the message status. The signalling controller terminates the transmission properly by appending CRC and the closing flag to the data sequence if the status word written as the last entry to the transmit FIFO does not contain an abort indication.



XRES	XREP	OBI	XHF	XTF	XME	Function				
1	-	-	-	-	-	Reset Port				
0	0	0	1	0	0	Transmit HDLC Frames Send FIFO content as HDLC frame.				
0	0	0/1	1	0	1	End Transmit HDLC Send FIFO content as HDLC frame. Add CRC (if enabled) and flag after last byte stored in FIFO.				
0	1	0/1	1	0	0	Repeat HDLC Frame Send FIFO content as HDLC frame. Add CRC (if enabled) and flag after last byte stored in FIFO. Then repeat transmission of FIFO content.				
0	1	0/1	1	0	1	Stop Repeat HDLC Frame Stop transmission after last byte stored in FIFO. This command is issued when repetitive transmission started by command 'Repeat HDLC Frame' shall be stopped.				
0	0	0	0	1	0	Transmit Transparent Send FIFO content in transparent mode.				
0	0	0/1	0	1	1	End Transmit Transparent Send FIFO content in transparent mode. End transmission after last byte stored in FIFO.				
0	1	0/1	0	1	0	Repeat Transmit Transparent Send FIFO content in transparent mode. Repeat transmission of FIFO content after last byte was sent.				
0	1	0/1	0	1	1	Stop Repeat Transmit Transparent Stop transparent transmission after last byte stored in FIFO. This command is issued when repetitive transmission started by command 'Repeat transmit transparent' shall be stopped.				

Table 8-26 Signalling Controller Transmit Commands



MSK Interrupt Mask Register

Access	: read/write
Address	: 08 _H
Reset Value	: 0000 _H

15				11	10	9	8				4	3	2	1	0
0	0	0	0	TXSA	ALLS	XDU	XPR	0	0	0	RSA	SSM	RPF	RME	ISF

For each facility data link interrupt vector an interrupt vector generation mask is provided. Generation of an interrupt vector itself does not necessarily result in assertion of the interrupt pin. For description of interrupt concept and interrupt vectors see "Layer One Interrupts" on Page 137.

The following definition applies:

- 1 The corresponding interrupt vector will not be generated by the device.
- 0 The corresponding interrupt vector will be generated.

Facility Data Link Interrupt Vector Transmit

- TXSA Mask 'Transmit S_a Data'
- ALLS Mask 'All Sent'
- XDU Mask "Transmit Data Underrun"
- XPR Mask 'Transmit Pool Ready'

Facility Data Link Interrupt Vector Receive

- RSA Mask 'Receive S_a Data Valid'
- SSM Mask 'Synchronization Status Message Received'
- RPF Mask 'Receive Pool Full'
- RME Mask 'Receive Message End'
- ISF Mask 'Incorrect Synchronization Format'



RAL Receive Address Low

A	ccess ddress eset Value	: read/write : 09 _H : 0000 _H				
	15		8	7		0
		RAL2(7:0)			RAL1(7:0)	

RAL2	Receive Address Low Byte
	This bit field defines the low byte of the second receive address.
RAL1	Receive Address Low Byte
	This bit field defines the low byte of the first receive address.



RAH Receive Address High

Access	: read/write				
Address	: 0A _H				
Reset Value	: 0000 _H				
15		8	7		0
	RAH2(7:0)			RAH1(7:0)	

RAH2 Receive Address High Byte
 This bit field defines the high byte of the second receive address.
 RAH1 Receive Address High Byte
 This bit field defines the high byte of the first receive address.



RSAW1 Receive S_a Word 1

Access	: read
Address	: 0B _H
Reset Value	: 0000 _H

1	5 8	7 0
	SA5(7:0)	SA4(7:0)

SA5 Received S_{a5} Data Byte

This bit field contains data received in $S_{\rm a5}$ of an E1 doubleframe or an E1 CRC-4 multiframe.

E1: CRC-4 Multiframe

Received data byte is aligned to a multiframe boundary. SA5(0) is the data bit receive in frame one, while SA5(7) is the data byte received in frame 15 of a multiframe.

SA4 Received S_{a4} Data Byte

This bit field contains data received in $S_{\rm a4}$ of an E1 doubleframe or an E1 multiframe.

E1: CRC-4 Multiframe

Received data byte is aligned to a multiframe boundary. SA4(0) is the data bit receive in frame one, while SA4(7) is the data byte received in frame 15 of a multiframe.



RSAW2 Receive S_a Word 2

Access	: read
Address	: 0C _H
Reset Value	: 0000 _H

15 8	7	0
SA7(7:0)	SA6(7:0)	

SA7 Received S_{a7} Data Byte

This bit field contains data received in S_{a7} of an E1 doubleframe or an E1 CRC-4 multiframe.

E1: CRC-4 Multiframe

Received data byte is aligned to a multiframe boundary. SA7(0) is the data bit receive in frame one, while SA7(7) is the data byte received in frame 15 of a multiframe.

SA6 Received S_{a6} Data Byte

This bit field contains data received in $S_{\rm a6}$ of an E1 doubleframe or an E1 multiframe.

E1: CRC-4 Multiframe

Received data byte is aligned to a multiframe boundary. SA6(0) is the data bit receive in frame one, while SA6(7) is the data byte received in frame 15 of a multiframe.



RSAW3 Receive S_a Word 3

Access	: read
Address	: 0D _H
Reset Value	: 0000 _H

15							8	7 (0
0	0	0	0	0	0	0	SADV	SA8(7:0)	

SADV Received S_{a4}..S_{a8} Data Valid

This bit indicates that new S_a data in register RSAW1..RSAW3 is available. The signalling controller will not update S_a data while this bit is set. SADV will be cleared on reads to this register.

0 No S_a data available.

1 S_a data available in register RSAW1..RSAW3.

SA8 Received S_{a8} Data Byte

This bit field contains data received in S_{a8} of an E1 doubleframe or an E1 multiframe.

E1: CRC-4 Multiframe

Received data byte is aligned to a multiframe boundary. SA8(0) is the data bit receive in frame one, while SA8(7) is the data byte received in frame 15 of a multiframe.



RSAW4 Receive S_a Word 4

Access	: read
Address	: 0E _H
Reset Value	: 0000 _H

15								7	4	3		1	0
0	0	0	0	0	0	0	0	SSMD(3:0)		0	0	0	SSMV

SSMD SSM Data Pattern

This bit field contains the received synchronization status message. The synchronization status message reported depends on bit RCR2.PAS and, if selected, on pattern enabled in register VSSM. Only valid if SSMV is set.

SSMV Synchronization Status Message Valid

This bit indicates that a new synchronization status message has been received. A new SSM is reported every time a message has been received three time in a row on the S_a -bit selected via register RCR2.SASSM. This bit is reset after the user performs a read on this register.

- 0 No new SSM data available.
- 1 New SSM data available.



CRC1 CRC Status Counter 1

Access	: read
Address	: 0F _H
Reset Value	: 0000 _H

15

CRCS1(15:0)

0

CRC1 CRC1 counter

The S_a -bit error indication counter CRC1 (16 bits) counts either the received bit sequences 0001_B and 0011_B or user programmable values specified in register VCRC in every submultiframe on a selectable S_a -bit. In the primary rate access digital section CRC errors are reported from the TE via S_{a6} . Incrementing is only possible in the multiframe synchronous state.

The counter is increased with every received bit error indication if enabled in register RCR2. The counter will not be incremented once it reaches FFF_{H} . A read will clear this counter.



CRC2 CRC Status Counter 2

Access	: read
Address	: 10 _H
Reset Value	: 0000 _H

15

CRCS(15:0)2

0

CRC2 CRC2 counter

The S_a -bit error indication counter CRC2 (16 bits) counts either the received bit sequences 0010_B and 0011_B or user programmable values specified in register VCRC in every submultiframe on a selectable S_a -bit. In the primary rate access digital section CRC errors detected at T-reference points are reported via S_{a6} . Incrementing is only possible in the multiframe synchronous state.

The counter is increased with every received bit error indication if enabled in register RCR2. The counter will not be incremented once it reaches FFF_{H} . A read will clear this counter.



XSAW1 Transmit S_a Word 1

Access	: read/write				
Address	: 11 _H				
Reset Value	: 0000 _H				
15		8	7		0
	SA5(7:0)			SA4(7:0)

SA5 Transmit S_{a5} Data Byte

This bit field contains data to be transmitted in S_{a5} of an E1 doubleframe or an E1 CRC-4 multiframe. SA5 will be inserted into the data stream, if selected via bit XCR2.SA5E.

E1: CRC-4 Multiframe

Transmit data will be aligned to a multiframe boundary. SA5(0) is the data bit transmitted in frame one while SA5(7) is the data bit transmitted in frame 15 of a multiframe.

SA4 Transmit S_{a4} Data Byte

This bit field contains data to be transmitted in S_{a4} of an E1 doubleframe or an E1 CRC-4 multiframe. SA4 will be inserted into the data stream, if selected via bit XCR2.SA4E.

E1: CRC-4 Multiframe

Transmit data will be aligned to a multiframe boundary. SA4(0) is the data bit transmitted in frame one while SA4(7) is the data bit transmitted in frame 15 of a multiframe.



XSAW2 Transmit S_a Word 2

Access	: read/write				
Address	: 12 _H				
Reset Value	: 0000 _H				
15		8	7		0
	SA7(7:0)			SA6(7:0)

SA7 Transmit S_{a7} Data Byte

This bit field contains data to be transmitted in S_{a7} of an E1 doubleframe or an E1 multiframe. SA7 will be inserted into the data stream, if selected via bit XCR2.SA7E.

E1: CRC-4 Multiframe

Transmit data will be aligned to a multiframe boundary. SA7(0) is the data bit transmitted in frame one while SA7(7) is the data bit transmitted in frame 15 of a multiframe.

SA6 Transmit S_{a6} Data Byte

This bit field contains data to be transmitted in S_{a6} of an E1 doubleframe or an E1 CRC-4 multiframe. SA6 will be inserted into the data stream, if selected via bit XCR2.SA6E.

E1: CRC-4 Multiframe

Transmit data will be aligned to a multiframe boundary. SA6(0) is the data bit transmitted in frame one while SA6(7) is the data bit transmitted in frame 15 of a multiframe.



XSAW3 Transmit S_a Word 3

Access	: read/write
Address	: 13 _H
Reset Value	: 0000 _H

1	5	14	13 8	7 0
0	XS	SAV	XSAR(5:0)	SA8(7:0)

XSAV S_a Data Valid This bit indicates that new S_a data has been written to register XSAW1..XSAW3 from system processor. No new S_a data available. 0 New S_a data available. 1 XSAR S_a Data Repetitions This bit field defines the number of repetitions of the S_a data bytes. A 'Transmit S_a Data' interrupt vector will be generated after programmed number of repetitions. SA8 Transmit S_{a8} Data Byte This bit field contains data to be transmitted in S_{a8} of an E1 doubleframe or an E1 CRC-4 multiframe. SA8 will be inserted into the data stream, if selected via bit XCR2.SA8E. E1: CRC-4 Multiframe Transmit data will be aligned to a multiframe boundary. SA8(0) is the

Transmit data will be aligned to a multiframe boundary. SA8(0) is the data bit transmitted in frame one while SA8(7) is the data bit transmitted in frame 15 of a multiframe.



0

Register Description

VSSM Valid SSM Pattern

Access	: read/write
Address	: 14 _H
Reset Value	: 0000 _H

15

PA(15:0)

PA

Pattern 15..0

Setting one or more of the bits enables the selected pattern for SSM comparison. E.g. setting PA(3) and PA(1) enables pattern 0010_B and 0001_B for SSM comparison. Identified SSM pattern are reported via register RSAW4.

Only valid if RCR2.PAS is set to '1'.



VCRC Valid CRC Count Pattern

Access	: read/write
Address	: 15 _H
Reset Value	: 0000 _H

15		12	11	8	7		4	3		0
	CRC22(3:0		CRC2	1(3:0)		CRC12(3:0)			CRC11(3:0)	

- CRC22
- CRC21 CRC2 Pattern Definition

The bit fields CRC21 and CRC22 determine the S_a -bit error indication pattern to be reported in register CRC2. Only valid if RCR2.PAS is set to '1'.

- CRC12
- CRC11 CRC1 Pattern Definition

The bit fields CRC11 and CRC12 determine the $S_{\rm a}\mbox{-bit error}$ indication pattern to be reported in register CRC1. Only valid if RCR2.PAS is set to '1'.



9 Electrical Characteristics

9.1 Important Electrical Requirements

Both V_{DD3} and V_{DD25} can take on any power-on sequence. Within 50 milliseconds of power-up the voltages must be within their respective absolute voltage limits. At power-down, within 50 milliseconds of either voltage going outside its operational range, both voltages must be returned below 0.1V.

9.2 Absolute Maximum Ratings

Table 9-1 Absolute Maximum Ratings

Parameter	Symbol	Limit	Unit	
		min	max	
Ambient temperature under bias	T _A			°C
PEB 3456 E		0	70	
		-40	85	
Junction temperature under bias	TJ		125	°C
Storage temperature	T _{stg}	-65	125	°C
Voltage on any pin with respect to ground	V_{S}	-0.5	V _{DD3} +0.5	V

Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

9.3 DC Characteristics

a) Power Supply Pins

Table 9-2 DC Characteristics

Parameter	Symbol	Limit Values		Unit	Test
		min.	max.		Condition
Core Supply Voltage	V_{DD25}	2.25	2.75	V	
I/O Supply Voltage	V_{DD3}	3.0	3.6	V	



Parameter		Symbol	Limi	t Values	Unit	Test
		-	min.	max.		Condition
Core supply	operationa I	I _{CC25}		< 400	mA	
current V_{DD25}	power down (no clocks)	I _{CCPD25}		< 2	mA	
I/O supply current V _{DD3}	operationa I	I _{CC3}		< 200	mA	Inputs at V_{SS}/V_{DD3}
	power down (no clocks)	I _{CCPD3}		< 2	mA	No output loads.
Sum of Inpl current and	•	I _{LI}		< 10	μA	
Output leakage current (Outputs Hi-z)		$I_{\rm LO}$				
Power Diss	ipation	Р		<3	W	

b) Non-PCI Interface Pins

Table 9-3

DC Characteristics (Non-PCI Interface Pins) $T_A = -40 \text{ to } 85^{\circ}\text{C}, V_{\text{DD3}} = 3.3 \text{ V} \pm 0.3 \text{ V}, V_{\text{DD25}} = 2.5 \text{ V} \pm 0.25 \text{ V}, V_{\text{SS}} = 0 \text{ V}$

Parameter	Symbol	Limit Values		Unit	Test Condition
		min.	max.		
L-input voltage	V_{IL}	-0.4	0.8	V	
H-input voltage	V_{IH}	2.0	V _{DD3} +0.4	V	
L-output voltage	V _{OL}		0.45	V	$I_{QL} = 2 \text{ mA}$
H-output voltage	V _{OH}	2.4		V	I _{QH} = -400 μA



c) PCI Interface Pins

Table 9-4 DC Characteristics (PCI Interface Pins)

 $T_{\rm A}$ = -40 to 85°C, $V_{\rm DD3}$ = 3.3 V ± 0.3 V, $V_{\rm DD25}$ = 2.5 V ± 0.25 V, $V_{\rm SS}$ = 0 V

Parameter	Symbol	Limit	Values	Unit	Test Condition	
		min.	max.			
L-input voltage	V _{IL}	-0.5	0.3V _{DD3} - 80mV	V		
H-input voltage	V_{IH}	$0.5V_{DD3}$	V _{DD3} +0.5	V		
L-output voltage	V _{OL}		0.1V _{DD3}	V	I _{QL} = 1500 μA	
H-output voltage	V _{OH}	0.9V _{DD3}		V	I _{QH} = -500 μA	

9.4 AC Characteristics

a) Non-PCI interface pins

 $T_{\rm A}$ = -40 to 85°C, $V_{\rm DD3}$ = 3.3 V ± 0.3 V, $V_{\rm DD25}$ = 2.5 V ± 0.25 V, $V_{\rm SS}$ = 0 V

Inputs are driven to 2.4 V for a logical '1' and to 0.4 V for a logical '0'. Timing measurements are made at 2.0 V for a logical '1' and at 0.8 V for a logical '0'.

The AC testing input/output waveforms are shown below.




Figure 9-1 Input/Output Waveform for AC Tests

b) PCI interface pins

PCI interface pins are measured as pins compliant to the 3.3V signalling environment according to the PCI Specification Rev. 2.1.



9.4.1 PCI Bus Interface Timing




Figure 9-2 PCI Clock Cycle Timing

Table 9-5 PCI Clock Characteristics

Parameter	Symbol	Limit	Unit	
		min.	max.	
CLK cycle time	t _{cyc}	15		ns
CLK high time	t _{high}	6		ns
CLK low time	t _{low}	7		ns
CLK slew rate (see note)		1.5	4	V/ns

Note: Rise and fall times are specified in terms of the edge rate measured in V/ns. This slew rate must be met across the minimum peak-to-peak portion of the clock waveform shown in **Figure 9-3**.




Figure 9-3 PCI Input Timing Measurement Conditions






Figure 9-4 PCI Output Timing Measurement Conditions

Table 9-6 PCI Interface Signal Characteristics

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
CLK to signal valid - bussed signals	t _{val}	2	8	ns	1, 2
CLK to REQ valid	t _{val}	2	7	ns	1, 2
Float to active delay	t _{on}	2		ns	
Active to float delay	t _{off}		14		
Input setup time to CLK - bussed signals	t _{su}	4			2
Input setup time to CLK - GNT	t _{su}	5			2
Input hold time from CLK	t _h	0.5			

Note:

- 1. Minimum times are measured for 3.3V signalling environment according to the PCI Specification Rev. 2.1.
- 2. REQ and GNT are point-to-point signals. All other signals are bussed.



9.4.2 SPI Interface Timing






Table 9-7 SPI Interface Timing

No. Parameter	Parameter	Limit	Limit Values		Notes
		min.	max.		
1	SPCS low to SPCLK delay	500		ns	1
2	SPCLK to SPCS delay	500		ns	
3	SPCLK high time	500		ns	
4	SPCLK low time	500		ns	
5	SPCS to SPSO delay		100	ns	
6	SPCLK to SPSO delay		100	ns	
7	SPSI to SPCLK setup time	100		ns	
8	SPSI to SPCLK hold time	100		ns	

Note:

1 SPI clock is related to PCI clock where the SPI frequency is 1/78 of the PCI frequency. All timings for SPI interface are calculated with a PCI clock running at 33 MHz.





9.4.3 Local Microprocessor Interface Timing

9.4.3.1 Intel Bus Interface Timing (Slave Mode)




Figure 9-6 Intel Read Cycle Timing (Slave Mode)





Figure 9-7 Intel Write Cycle Timing (Slave Mode)



Table 9-8 Intel Bus Interface Timing


No.	Parameter	Limit Values		Unit
		min.	max.	
20	LA to LRD, LWR setup time	20		ns
21	LA to LRD, LWR hold time	0		ns
22	LCS0 to LRD, LWR setup time	20		ns
23	LCS0 to LRD, LWR hold time	0		ns
24	LCS0 low to LRDY active delay		20	ns
25	LRD, LWR high to LRDY high delay		20	ns
26	LCS0 high to LRDY float delay		20	ns
27	LRD low to LD active delay		20	ns
28	LRD high to LD float delay		20	ns
29	LRDY low to LD valid delay		20	ns
30	LD to LWR setup time	20		ns
31	LD to LWR hold time	0		ns
32	LRD, LWR minimum high time	20		ns





9.4.3.2 Intel Bus Interface Timing (Master Mode)

Figure 9-8 Intel Read Cycle Timing (Master Mode, LRDY controlled)










Figure 9-10 Intel Read Cycle Timing (Master Mode, Wait state controlled)




Figure 9-11 Intel Write Cycle Timing (Master Mode, Wait state controlled)









Table 9-9 Intel Bus Interface Timing (Master Mode)

No.	Parameter	Limit	Values	Unit
		min.	max.	
60a	LCLK to LA active delay	0	10	ns
60b	LCLK to LA float delay	0	10	ns
61a	LCLK to LCS2,1 active delay	0	10	ns
61b	LCLK to LCS2,1 float delay	0	10	ns
62a	LCLK to LBHE active delay	0	10	ns
62b	LCLK to LBHE float delay	0	10	ns
63a	LCLK to LRD, LWR active delay	0	10	ns
63b	LCLK to LRD, LWR float delay	0	10	ns
65	LRDY low to LRD, LWR high delay	2		t _{CYC}
66	LRDY to LRD, LWR hold time	0		ns
67a	LD to LRD setup time	0		ns
67b	LD to LRD hold time	0		ns
68a	LD to LCLK setup time	10		ns
68b	LD to LCLK hold time	0		ns
69a	LCLK to LD delay	0	10	ns
69b	LCLK to LD float delay	0	10	ns
70	LCLK to LHOLD delay	0	10	ns
71	LHLDA asserted to Read/Write Cycle start	1		t _{CYC}
72	LHLDA minimum pulse width	2		t _{CYC}

Note: t_{CYC} is the clock period of the PCI clock.





9.4.3.3 Motorola Bus Interface Timing (Slave Mode)

Figure 9-13 Motorola Read Cycle Timing (Slave Mode)





Figure 9-14 Motorola Write Cycle Timing (Slave Mode)



Table 9-10 Motorola Bus Interface Timing

No.	Parameter	Limit	Values	Unit
		min.	max.	
40	LA to LDS setup time	20		ns
41	LA to LDS hold time	0		ns
42	LCS0 to LDS setup time	20		ns
43	LCS0 to LDS hold time	0		ns
44	LRDWR to LDS setup time	20		ns
45	LRDWR to LDS hold time	0		ns
46	LCS0 low to LDTACK active delay		20	ns
47	LDS high to LDTACK high delay		20	ns
48	LCS0 high to LDTACK float delay		20	ns
49	LDS low to LD active delay		20	ns
50	LDS high to LD float delay		20	ns
51	LDTACK low to LD valid delay		20	ns
52	LD to LDS setup time	20		ns
53	LD to LDS hold time	0		ns
54	LDS minimum high time	20		ns





9.4.3.4 Motorola Bus Interface Timing (Master Mode)

Figure 9-15 Motorola Read Cycle Timing (Master Mode, LDTACK controlled)




Figure 9-16 Motorola Write Cycle Timing (Master Mode, LDTACK controlled)






Figure 9-17 Motorola Read Cycle Timing (Master Mode, Wait state controlled)




Figure 9-18 Motorola Write Cycle Timing (Master Mode, Wait state controlled)






Figure 9-19	Motorola Bus Arbitration Timing
-------------	---------------------------------

Table 9-11 Motorola Bus Interface Timing (Master Mode)

No.	Parameter	Limit	Values	Unit
		min.	max.	
80a	LCLK to LA active delay	0	10	ns
80b	LCLK to LA float delay	0	10	ns
81a	LCLK to LCS2,1 active delay	0	10	ns
81b	LCLK to LCS2,1 float delay	0	10	ns
82a	LCLK to LSIZE0 active delay	0	10	ns
82b	LCLK to LSIZE0 float delay	0	10	ns
83a	LCLK to LRDWR active delay	0	10	ns
83b	LCLK to LRDWR float delay	0	10	ns
84a	LCLK to LDS active delay	0	10	ns
84b	LCLK to LDS float delay	0	10	ns
85	LDTACK low to LDS high delay	2		t _{CYC}
86	LDTACK to LDS hold time	0		ns
87a	LD to LDTACK setup time	0		ns
87b	LD to LDTACK hold time	0		ns
88a	LD to LCLK setup time	10		ns
88b	LD to LCLK hold time	0		ns
89a	LCLK to LD delay	0	10	ns



No.	Parameter	Limit Values		Unit
		min.	max.	1
89b	LCLK to LD float delay	0	10	ns
90	LCLK to LBR delay	0	10	ns
91	LBGACK to LBR delay	1		t _{CYC}
92	LBG to LBGACK hold time	0		ns
93	LBG to LBGACK delay	1		t _{CYC}
94	LCLK to LBGACK delay	0	10	ns



9.4.4 *t*_{CYC} is the clock period of the PCI clock.**Serial Interface Timing**

9.4.4.1 DS3 Serial Interface Timing

Note: The clock input timings are calculated assuming a PCI clock frequency of 33 MHz or more.




Figure 9-20 Clock Input Timing

Table 9-12 Clock Input Timing

No.	Parameter	Limit Values		Unit
		min.	max.	
100	Clock frequency	nom. 44.736		MHz
101	Clock high timing	7.5		ns
102	Clock low timing	7.5		ns
103	Clock fall time		2	ns
104	Clock rise time		2	ns






Figure 9-21 DS3 Transmit Cycle Timing

Note:

1. Actual clock reference depends on selected clock mode:




Figure 9-22 DS3 Transmit Data Timing

Note:

- 2. Timing for transmit data which is updated on the rising edge of TC440.
- 3. Timing for transmit data which is updated on the falling edge of TC440.

Table 9-13 DS3 Transmit Cycle Timing

No.	Parameter	Limit Values		Unit
		min.	max.	
110	RC44, TC44 to TC44O delay	2	15	ns
111	TC44O to TD44, TD44P/TD44N delay	0	5	ns






Figure 9-23 DS3 Receive Cycle Timing


Note:

- 1. Timing for data which is sampled on the rising edge of the receive clock.
- 2. Timing for data which is sampled on the falling edge of the receive clock.

Table 9-14 DS3 Receive Cycle Timing

No.	Parameter	Limit Values		Unit
		min.	max.	
130	RD44, RD44P/RD44N to RC44 setup time	5		ns
131	RD44, RD44P/RD44N to RC44 hold time	5		ns





Note: DS3 Status Signal Timing

Note: Status signals are generated synchronous to the PCI clock.

Table 9-15 DS3 Status Signal Timing

No.	Parameter	Limit	Values	Unit
		min.	max.	
132	CLK to RLOS/RLOF/RAIS/RRED delay	2	10	ns



9.4.4.2 Overhead Bit Timing




Figure 9-24 DS3 Transmit Overhead Timing




Figure 9-25 DS3 Transmit Overhead Synchronization Timing

Table 9-16 DS3 Transmit Overhead Timing

No.	Parameter	Limit	Values	Unit
		min.	max.	
150	TOVHCK to TOVHSYN delay		75	ns
151	TOVHSYN to TCLKO44 setup time	5		ns
152	TOVHSYN to TCLKO44 hold time	5		ns
153	TOVD to TOVHCK setup time	25		ns
154	TOVD to TOVHCK hold time	5		ns
155	TOVHEN to TOVHCK setup time	25		ns
156	TOVHEN to TOVHCK hold time	5		ns






Figure 9-26 DS3 Receive Overhead Timing

Table 9-17 DS3 Receive Overhead Timing

No.	Parameter	Limit Values		Unit
		min.	max.	
157	ROVHCK to ROVHSYN delay		75	ns
158	ROVHCK to ROVHD delay		75	ns



9.4.4.3 Stuff Bit Timing




Figure 9-27 DS3 Transmit Stuff Bit Timing

Table 9-18 DS3 Transmit Stuff Timing

No.	Parameter	Limit Values		Unit
		min.	max.	
160	TSBD to TSBCK setup time	25		ns
161	TSBD to TSBCK hold time	5		ns




Figure 9-28 DS3 Receive Stuff Bit Timing

Table 9-19 DS3 Receive Stuff Bit Timing

No.	Parameter	Limit Values		Unit
		min.	max.	
162	RSBCK to RSBD delay		75	ns



9.4.4.4 T1/E1 Tributary Timing




Figure 9-29	T1/E1 Tributary Clock Input Timing
-------------	------------------------------------

Table 9-20 T1/E1 Tributary Clock Input Timing

No.	Parameter	Li	mit Valu	ies	Unit
		min.	typ	max.	
Tribu	taries operated in E1 Mode			<u> </u>	
105	Clock frequency	2.048	MHz ± 5	50 ppm	
106	Clock high timing	40			ns
107	Clock low timing	40			ns
108	Clock fall time			10	ns
109	Clock rise time			10	ns
Tribu	taries operated in T1 Mode				
105	Clock frequency	1.544	$MHz \pm 1$	30 ppm	
106	Clock high timing	40			ns
107	Clock low timing	40			ns
108	Clock fall time			10	ns
109	Clock rise time			10	ns






Figure 9-30 T1/E1 Tributary Synchronization Timing

Table 9-21 T1/E1 Tributary Synchronization Timing

No.	Parameter	Limit	/alues	Unit
		min.	max.	
120	CTFS to CTCLK setup time	5		ns
121	CTFS to CTCLK hold time	5		ns



9.4.4.5 Test Port Timing




Figure 9-31 T1/E1 Test Transmit Clock Timing

Table 9-22 T1/E1 Test Transmit Clock Timing

No.	Parameter	Lir	Limit Values		
		min.	typ	max.	
Test	oort operated in E1 Mode			<u> </u>	
170	Clock period	2.048	MHz ± 5	50 ppm	
171	Clock high timing	100			ns
172	Clock low timing	100			ns
173	Clock fall time			10	ns
174	Clock rise time			10	ns
Test	port operated in T1 Mode				
170	Clock period	1.544 N	MHz ± 1	30 ppm	
171	Clock high timing	100			ns
172	Clock low timing	100			ns
173	Clock fall time			10	ns
174	Clock rise time			10	ns






Figure 9-32 T1/E1 Test Transmit Data Timing

Table 9-23 T1/E1 Test Transmit Data Timing

No.	Parameter	Limit Values		Unit
		min.	max.	
175	TTD(x) to TTC(x) setup time	25		ns
176	TTD(x) to TTC(x) hold time	75		ns




Figure 9-33 T1/E1 Test Receive Clock Timing

Table 9-24 T1/E1 Test Receive Clock Timing

No.	Parameter	Limit Values		Unit	
		min.	typ	max.	
Test p	oort operated in E1 Mode				
180	Clock period	469		2056	ns
181	Clock high timing	156		335	ns
182	Clock low timing	312		1900	ns
Test F	Port operated in T1 Mode				
180	Clock period	625		1587	ns
181	Clock high timing	310		495	ns
182	Clock low timing	310		1275	ns






Figure 9-34 T1/E1 Test Receive Data Timing

Table 9-25 Test T1/E1 Receive Data Timing

No.	Parameter	Limit Values		Unit
		min.	max.	
185	RTC(x) to RTD(x) delay	-5	25	ns



9.4.5 JTAG Interface Timing




Figure	9-35	.IT∆G	Interface	Timina
riguic	5 00		michacc	T III III III

Table 9-26 JTAG Interface Timing

No.	Parameter	Limit	Values	Unit
		min.	max.	
200	TCK period	120		ns
201	TCK high time	60		ns
202	TCK low time	60		ns
203	TMS setup time	20		ns
204	TMS hold time	20		ns
205	TDI setup time	20		ns
206	TDI hold time	20		ns
207	TDO valid time	50		ns



9.4.6 Reset Timing





Figure 9-36 Reset Timing

Table 9-27 Reset Timing

No.	Parameter	Limit Values		Unit
		min.	max.	
220	RST pulse width	120		ns
221	Number of CLK cycles during RST active	2		CLK cycles

10 Package Outline





List of Abbreviations

11 List of Abbreviations

Abbreviation	Definition
A/C	Analogue to Digital
ADC	Analogue to Digital Converter
AIS	Alarm indication signal (blue alarm)
AGC	Automatic gain control
ALOS	Analog loss of signa
AMI	Alternate mark inversion
ANSI	American National Standards Institute
ATM	Asynchronous transfer mode
SDH	Synchornous Digital Hierarchy
SONET	Synchronous Optical Network
ESF	Extended Superframe
SF	Super Frame
HDLC	High Level Data Link Control
SDLC	Synchronous Level Data Link Control
PCI	Peripheral Component Interconnect.
DS3	Digital Signal Level 3
PLL	Phase Locked Loop
FDL	Facility Data link
SPI	Serial Peripheral Interface
BOM	Bit Oriented Massage
FIFO	First in First out
AUXP	Auxiliary pattern Line 0
B8ZS	Line coding to avoid too long strings of consecutive 0
BER	Bit error rate
BFA	Basic frame alignment
BOM	Bit orientated message
Bellcore	Bell Communications Research
BPV	Bipolar violation



List of Abbreviations

Abbreviation	Definition
A/C	Analogue to Digital
BSN	Backward sequence number
CAS	Channel associated signaling
CAS-BR	Channel associated signaling - bit robbing
CAS-CC	Channel associated signaling - common channel
CCS	Common channel signaling
CMI	coded mark inversion (also known as 1T2B code)
CR	Command/Response (special bit in PPR)
CRC	Cyclic redundancy check
CSU	Channel service unit
CVC	Code violation counter
DCO	Digitally controlled oscillator
DL	Digital loop
DPLL	Digitally controlled phase locked loop
DS1	Digital signal level 1
EA	Extended address (special bit in PPR)
PRBS	Pseudo Random Binary Sequence
LOS	Loss of Signal
LOF	Loss of Frame
WAN	Wide Area Network
DMA	Direct Memory Access
ACCM	Asynchronous Control Character Map
FCM	Frame Check Sum
DWORD	Double Word (4 bytes)
DMU	Data Management Unit



List of Abbreviations

Infineon goes for Business Excellence

"Business excellence means intelligent approaches and clearly defined processes, which are both constantly under review and ultimately lead to good operating results. Better operating results and business excellence mean less idleness and wastefulness for all of us, more professional success, more accurate information, a better overview and, thereby, less frustration and more satisfaction."

Dr. Ulrich Schumacher

http://www.infineon.com