

## NTSC/PAL Digital Video Encoder

### Features

- Simultaneous composite and S-video output
- Supports RS170A and CCIR601 composite output timing
- Multi-standard support for NTSC-M, PAL (B, D, G, H, I, M, N, Combination N)
- Optional progressive scan @ MPEG2 field rates
- CCIR656 input mode supporting EAV/SAV codes and CCIR601 Master/Slave input modes
- Stable color subcarrier for MPEG2 systems
- NTSC closed caption encoder with interrupt
- Supports Macrovision copy protection in CS4953 version
- Host interface configurable for parallel or I<sup>2</sup>C compatible operation
- General purpose input and output pins
- Individual DAC power-down capability
- On-chip voltage reference generator
- On-chip color bar generator
- +5 volt only, CMOS, low power modes, tri-state DACs

### Description


The CS4952/3 provides full conversion from YCbCr or YUV digital video formats into NTSC & PAL Composite and Y/C (S-video) analog video. Input formats can be 27 MHz 8-bit YUV, 8-bit YCbCr, or CCIR656 with support for EAV/SAV codes. Output video can be formatted to be compatible with NTSC-M, or PAL B,D,G,H,I,M,N, and Combination N systems. Also supported is NTSC line 21 and line 284 closed captioning encoding.

Four 9-bit DACs provide two channels for an S-Video output port and two composite video outputs. 2x oversampling reduces the output filter requirements and guarantees no DAC related modulation components within the specified bandwidth of any of the supported video standards.

Parallel or high speed I<sup>2</sup>C compatible control interfaces are provided for flexibility in system design. The parallel interface doubles as a general purpose I/O port when the CS4952/3 is in I<sup>2</sup>C mode to help conserve valuable board area.

### ORDERING INFORMATION

- CS4952/3-CL 44 pin PLCC
- CS4952/3-CQ 44 pin TQFP



### Preliminary Product Information

This document contains information for a new product. Cirrus Logic reserves the right to modify this product without notice.

**TABLE OF CONTENTS**

<b>AC &amp; DC PARAMETRIC SPECIFICATIONS .....</b>	<b>4</b>
<b>INTRODUCTION .....</b>	<b>11</b>
<b>FUNCTIONAL DESCRIPTION .....</b>	<b>11</b>
Video Timing Generator .....	11
Video Input Formatter .....	11
Color Subcarrier Synthesizer .....	12
Chroma Path .....	12
Luma Path .....	12
Digital to Analog Converters .....	13
Voltage Reference .....	13
Current Reference .....	13
Host Interface .....	13
Closed Caption Services .....	13
Control Registers .....	13
<b>OPERATIONAL DESCRIPTION .....</b>	<b>14</b>
Reset Hierarchy .....	14
Video Timing .....	14
Slave Mode Input Interface .....	14
Master Mode Input Interface .....	14
Vertical Timing .....	15
Horizontal Timing .....	15
NTSC Interlaced .....	17
PAL Interlaced .....	17
Progressive Scan .....	19
PAL Progressive Scan .....	19
NTSC Progressive Scan .....	19
CCIR-656 .....	19
Digital Video Input Modes .....	22
Multi-standard Output Format Modes .....	22
Subcarrier Generation .....	22
Subcarrier Compensation .....	22
Closed Caption Insertion .....	23
Color Bar Generator .....	23
Interrupts .....	24
General Purpose I/O Port .....	24
<b>ANALOG .....</b>	<b>24</b>
Analog Timing .....	24
VREF .....	25
ISET .....	25
DACs .....	25
Luminance DAC .....	25
Chrominance DAC .....	25
CVBS75 DAC .....	26
CVBS37 DAC .....	26
<b>PROGRAMMING .....</b>	<b>27</b>
Host Control Interface .....	27
I2C Interface .....	27
8-bit Parallel Interface .....	27
Register Description .....	28
Control Register 0 .....	28
Control Register 1 .....	29
Control Register 2 .....	30
DAC Power Down Register .....	30
Status Register .....	31
Background Color Register .....	31
GPIO Control Register .....	31
GPIO Data Register .....	32
Chroma Filter Register .....	32
Luma Filter Register .....	32
I2C Address Register .....	32
Subcarrier Amplitude Register .....	33

---

Subcarrier Synthesis Register .....	33
Hue LSB Adjust Register .....	33
Hue MSB Adjust Register .....	33
Closed Caption Enable Register .....	34
Closed Caption Data Register .....	34
Interrupt Enable Register .....	34
Interrupt Clear Register .....	35
Device ID Register .....	35
<b>BOARD DESIGN &amp; LAYOUT CONSIDERATIONS .....</b>	<b>36</b>
Power and Ground Planes .....	36
Power Supply Decoupling .....	36
VREF Decoupling .....	36
Digital Interconnect .....	36
Analog Interconnect .....	37
Analog Output Protection .....	37
ESD Protection .....	37
External DAC Output Filter .....	37
<b>DEVICE PINOUT - 44 PLCC .....</b>	<b>38</b>
PLCC Pin Description .....	39
<b>DEVICE PINOUT - 44 TQFP .....</b>	<b>41</b>
TQFP Pin Description .....	42

**AC & DC PARAMETRIC SPECIFICATIONS**
**ABSOLUTE MAXIMUM RATINGS:** (AGND, DGND = 0 V, all voltages with respect to 0 V.)

Parameter	Symbol	Min	Max	Units
Power Supply	$V_{AA}$	-0.3	6.0	V
Input Current Per Pin Except Supply Pins		-10	10	mA
Output Current Per Pin Except Supply Pins		-50	+50	mA
Analog Input Voltage		-0.3	$V_{AA}+0.3$	V
Digital Input Voltage		-0.3	$V_{AA}+0.3$	V
Ambient Temperature Power Applied		-55	+125	°C
Storage Temperature		-65	+150	°C

Warning: Operating beyond these limits may result in permanent damage to the device.  
Normal operation is not guaranteed at these extremes.

**RECOMMENDED OPERATING CONDITIONS:** (AGND, DGND = 0 V, all voltages with respect to 0 V.)

Parameter	Symbol	Min	Typ	Max	Units
Power Supplies: Digital Analog	$V_{AA}$	4.75	5.0	5.25	V
Operating Ambient Temperature	$T_A$	0	+25	+70	°C

**D.C. CHARACTERISTICS:** ( $T_A=25\text{ C}$ ;  $V_{AA} = 5\text{ V}$ ;  $\text{GND} = 0\text{ V}$ .)

Parameter	Symbol	Min	Typ	Max	Units	
<b>Digital Inputs</b>						
High Level Input Voltage V [7:0], PDAT [7:0], HSYNC/VSYNC/FIELD/CLKIN	$V_{IH}$	2.0	-	$V_{AA}+0.3$	V	
High Level Input Voltage I <sup>2</sup> C	$V_{IH}$	$0.7V_{AA}$	-	-	V	
Low Level Input Voltage All Inputs	$V_{IL}$	-0.3	-	0.8	V	
Input Leakage Current Digital Inputs	-	-10	-	+10	$\mu\text{A}$	
<b>Digital Outputs</b>						
High Level Output Voltage I <sub>o</sub> = -4mA	$V_{OH}$	2.4	-	$V_{AA}$	V	
Low Level Output Voltage I <sub>o</sub> = 4mA	$V_{OL}$	-	-	0.4	V	
Low Level Output Voltage SDA pin only, I <sub>o</sub> = 6mA	$V_{OL}$	-	-	0.4	V	
Output Leakage Current High-Z Digital Outputs	-	-10	-	+10	$\mu\text{A}$	
<b>Analog Outputs</b>						
Full Scale Output Current CVBS37/Y/C (Note 1)	IO37	32.9	34.7	36.5	mA	
Full Scale Output Current CVBS75 (Note 1)	IO75	16.4	17.3	18.2	mA	
LSB Current CVBS37/Y/C (Note 1)	IB37	64.5	68	71.5	$\mu\text{A}$	
LSB Current CVBS75 (Note 1)	IB35	32.2	34	35.8	$\mu\text{A}$	
DAC-to-DAC Matching	MAT	-	2	-	%	
Output Compliance	$V_{OC}$	0	-	+1.4	V	
Output Impedance	$R_{OUT}$	-	15	-	k $\Omega$	
Output Capacitance	$C_{OUT}$	-	-	30	pF	
DAC Output Delay	$O_{DEL}$	-	4	12	ns	
DAC Rise/Fall Time (Note 2)	$T_{RF}$	-	2.5	5	ns	
<b>Voltage Reference</b>						
Reference Voltage Output	$V_{OV}$	1.198	1.232	1.272	V	
Reference Input Current	$I_{VC}$	-	-	10	$\mu\text{A}$	
<b>Power Supply</b>						
Supply Voltage	$V_{AA}$	4.75	5	5.25	V	
Supply Current	All DACs on CVBS75/CVGS37 only	$I_{AA1}$	-	180	200	mA
		$I_{AA2}$	-	110	-	mA
	CVBS75 only	$I_{AA3}$	-	75	-	mA


- Notes: 1. Output current levels with ISET = 10 k $\Omega$ , VREFIN = 1.232 V.  
2. Times for black-to-white level and white-to-black level transitions.

**D.C. CHARACTERISTICS** (Continued)


Parameter	Symbol	Min	Typ	Max	Units
<b>Static Performance</b>					
DAC Resolution		-	-	9	Bits
Differential Non-Linearity	DNL	-1	±0.5	+1	LSB
Integral Non-Linearity	INL	-1	±0.35	+1	LSB
<b>Dynamic Performance</b>					
Differential Gain	DB	-	2	5	%
Differential Phase	DP	-	±0.5	±2	°
Signal to Noise Ratio	SNR	-70	-	-	dB
Hue Accuracy	H <sub>A</sub>	-	-	2	°
Saturation Accuracy	S <sub>A</sub>	-	-	2	%

**A.C. CHARACTERISTICS:**

Parameter	Symbol	Min	Typ	Max	Units
<b>Pixel Input and Control Port</b>					
Clock Pulse High Time	$T_{ch}$	14.82	18.52	22.58	ns
Clock Pulse Low Time	$T_{cl}$	14.82	18.52	22.58	ns
Clock to Data Set-up Time	$T_{isu}$	6	-	-	ns
Clock to Data Hold Time	$T_{ih}$	0	-	-	ns
Clock to Data Output Delay	$T_{oa}$	-	-	17	ns





**Figure 1. Video Pixel Data and Control Port Timing**

Parameter	Symbol	Min	Typ	Max	Units
<b>I<sup>2</sup>C Host Port Timing</b>					
SCL Frequency	$F_{clk}$	100		1000	KHz
Clock Pulse High Time	$T_{sph}$	0.1			$\mu$ s
Clock Pulse Low Time	$T_{spl}$	0.7			$\mu$ s
Hold Time (Start Condition)	$T_{sh}$	100			ns
Setup Time (Start Condition)	$T_{ssu}$	100			ns
Data Setup Time	$T_{sds}$	50			ns
Rise Time	$T_{sr}$			1	$\mu$ s
Fall Time	$T_{sf}$			0.3	$\mu$ s
Setup Time (Stop Condition)	$T_{ss}$	100			ns
Bus Free Time	$T_{buf}$	100			ns
Data Hold Time	$T_{dh}$	0			ns
SCL Low to Data Out Valid	$T_{vdo}$			600	ns


**Figure 2. I<sup>2</sup>C Host Port Timing**

**A.C. CHARACTERISTICS:** (Continued)


Parameter	Symbol	Min	Typ	Max	Units
<b>8-bit Parallel Host Interface</b>					
Read Cycle Time	$T_{rd}$	60	-	-	ns
Read Pulse Width	$T_{rpw}$	30	-	-	ns
Address Setup Time	$T_{as}$	3	-	-	ns
Read Address Hold Time	$T_{rah}$	10	-	-	ns
Read Data Access Time	$T_{rda}$	-	-	40	ns
Read Data Hold Time	$T_{rdh}$	10	-	50	ns
Write Recovery Time	$T_{wr}$	60	-	-	ns
Write Pulse Width	$T_{wpw}$	40	-	-	ns
Write Data Setup Time	$T_{wds}$	8	-	-	ns
Write Data Hold Time	$T_{wdh}$	3	-	-	ns
Write-Read/Read-Write Recovery Time	$T_{rec}$	50	-	-	ns
Address from Write Hold Time	$T_{wac}$	0	-	-	ns



**8-bit Parallel Host Port Timing: Read Cycle**

**8-bit Parallel Host Port Timing: Address Write Cycle**

**8-bit Parallel Host Port Timing: Read-Write/Write-Read Cycle**
**Figure 3.**



**A.C. CHARACTERISTICS:** (Continued)

Parameter	Symbol	Min	Typ	Max	Units
<b>Reset Timing</b>					
Reset Pulse Width	$T_{res}$	100			ns

**Figure 4. Reset Timing**



**Figure 5. Typical Connection Diagram (I<sup>2</sup>C host interface)**

## INTRODUCTION

The CS4952/3 is a complete multi-standard digital video encoder implemented in current 5-volt only CMOS technology. CCIR601 or CCIR656 compliant digital video input can be converted into NTSC-M, PAL B, PAL D, PAL G, PAL H, PAL I, PAL M, PAL N, or PAL N Argentina-compatible analog video. The CS4952/3 is designed to connect to MPEG1 and MPEG2 digital video decompressors without glue logic.

Two 9-bit DAC outputs provide high quality S-Video analog output while two other 9-bit DACs simultaneously generate composite analog video. The CS4952/3 will accept 8-bit YCbCr or 8-bit YUV input data.

The CS4952/3 is completely configured and controlled via an 8-bit host interface port or an I<sup>2</sup>C compatible serial interface. This host port provides access and control of all CS4952/3 options and features like closed caption insertion, interrupts, etc.

In order to lower the end user set-top overall system costs, the CS4952/3 provides an internal voltage reference which eliminates the requirement for an external discrete 3-pin voltage reference.

## FUNCTIONAL DESCRIPTION

In the following subsections, the functions of the CS4952/3 will be described. The descriptions refer to the block diagram on the cover page.

### Video Timing Generator

All timing generation is accomplished via a 27 MHz input applied to the CLK pin. The CS4952/3 can also accept an optional color burst crystal on the ADDR & XTAL pins. See section: Color Subcarrier Synthesizer (page 12), for further details.

The Video Timing Generator is responsible for orchestrating most all of the other modules in the device. It works in harmony with external sync input timing or by providing external sync timing out-

puts. It automatically disables color burst on appropriate scan lines and generates serration and equalization pulses on appropriate scan lines.

The CS4952/3 is designed to function as a video timing master or video timing slave. In both Master and Slave Modes, all timing is sampled and asserted with the rising edge of the CLK pin.

In most cases the CS4952/3 will serve as the video timing master. The master timing cannot be externally altered other than through the host interface by changing the video display modes: PAL or NTSC and Progressive Scan. HSYNC, VSYNC and FIELD are configured as outputs for Master Mode. HSYNC can also be defined as a composite blanking output signal in Master Mode. Exact horizontal and vertical display timing is addressed in section: Operational Description (page 14).

In Slave Mode HSYNC and VSYNC are configured as input pins and are used to initialize independent vertical and horizontal timing generators upon their respective falling edges. FIELD remains an output in Slave Mode.

The CS4952/3 also provides a CCIR-656 Slave Mode where the video input stream contains EAV and SAV codes. In this case, proper HSYNC VSYNC timing is extracted automatically without aid from any inputs other than the V [7:0]. CCIR-656 input data is sampled with the leading edge of CLK. Slave Mode vertical and horizontal timing derived via CCIR-656 or external hardware must be equivalent to timing generated by the CS4952/3 in Master Mode.

### Video Input Formatter

The video input formatter translates YCbCr input data into YUV information, if necessary, and splits the luma and chroma information for filtering, scaling, and modulation.

## Color Subcarrier Synthesizer

The subcarrier synthesizer is a digital frequency synthesizer that produces the correct subcarrier frequency for NTSC or PAL. The CS4952/3 generates the color burst frequency based on the input CLK (27 MHz). Color burst accuracy and stability are limited by the accuracy of the 27 MHz input. If the frequency varies then the color burst frequency will also vary accordingly.

In order to handle situations in which the CLK varies unacceptably, a local crystal frequency reference may be used on the ADDR & XTAL device pins. In this instance the input CLK is continuously compared with the external crystal reference input and the internal timing of the CS4952/3 is automatically adjusted so that the color burst frequency remains close to the requirements.

Controls are provided for phase adjustment of the burst to permit color adjustment and phase compensation. Chroma hue control is provided by the CS4952/3 via a 10-bit Hue Control Register (HUE\_LSB and H\_MSB). Burst amplitude control is also made available to the host via the 8-bit burst amplitude register (SC\_AMP).

## Chroma Path

The Video Input Formatter at conclusion delivers 4:2:2 YUV outputs into separate chroma and luma data paths. The chroma path will be discussed here.

The chroma output of the Video Input Formatter is directed to a chroma low pass 19-tap FIR filter. The filter bandwidth is selected or the filter may be bypassed via the CONTROL\_1 register. The passband of the filter is either 650 KHz or 1.3 MHz and the passband ripple is less than or equal to 0.05 dB. The stopband for the 1.3 MHz selection begins at 3 MHz with an attenuation of greater than 35 dB. The stopband for the 650 KHz selection begins around 1.1 MHz with an attenuation of greater than 20 dB.

The output of the chroma low pass filter is connected to the chroma interpolation filter where upsampling from 4:2:2 to 4:4:4 is accomplished. The chroma digital data is fed to a quadrature modulator where they are combined with the output from the subcarrier synthesizer to produce the proper modulated chrominance signal.

Following chroma modulation the chroma data passes through a variable gain amplifier where the chroma amplitude may be varied via the C\_AMP 8-bit host addressable register. The chroma then is interpolated by a factor of 2 in order to operate the output DACs at 2 times the pixel rate. The interpolated filters help reduce the  $\sin x/x$  roll-off for higher frequencies and reduce the complexity of the external analog low pass filters.

## Luma Path

Along with the chroma output path, the CS4952/3 Video Input Formatter initiates a parallel luma data path by directing the luma data to a digital delay line. The delay line is built as a digital FIFO where the depth of the FIFO replicates the clock period delay associated with the more complex chroma path.

Following the luma delay, the data is passed through a variable gain amplifier where the luma DC values are modifiable via the Y\_AMP register.

The output of the luma amplifier connects to the sync insertion block. Sync insertion is accomplished by multiplexing into the luma data path the different sync DC values at the appropriate times. The digital sync generator takes horizontal sync and vertical sync timing signals and generates the appropriate composite sync timing (including vertical equalization and serration pulses), blanking information, and burst flag. The sync edge rates conform to RS-170A or CCIR specifications.

The luma only path is concluded via output interpolation by a factor of two in order to operate the output DACs at two times the pixel rate.

## Digital to Analog Converters

The CS4952/3 provides four complete simultaneous 27 MHz DACs for analog video output: one 9-bit for S-video chrominance, one 9-bit for S-Video luminance, and two 9-bit composite outputs. Both S-Video DACs are designed for 37.5  $\Omega$  overall loads. The two composite 9-bit DACs are not identical. One DAC is designed to drive 37.5  $\Omega$  derived from a double terminated 75  $\Omega$  circuit. The second 9-bit DAC is targeted for an on-board local video connection where single point 75  $\Omega$  termination is sufficient i.e. Ch3/4 RF modulators, video amps, muxes.

The DACs can be put into tri-state mode via host addressable control register bits. Each of the four DACs has its own separate DAC enable associated with it. In the disable mode, the 9-bit DACs source or sink zero current.

For lower power standby scenarios the CS4952/3 also provides power shut-off control for the DACs. Each DAC has a separate DAC shut-off associated with it.

## Voltage Reference

The CS4952/3 is equipped with an on-board 1.235 V voltage reference generator used by the Video DACs. For most requirements, the voltage reference output pin can be connected to the voltage reference input pin along with a decoupling capacitor. Otherwise the voltage reference input may be connected to an external voltage reference.

## Current Reference

The DAC output current per bit is derived in the current reference block. The current step is specified by the size of resistor placed between the ISET current reference pin and electrical ground. This has been optimized for 10k $\Omega$  (see "ISET" on page 25 for more information on selecting the proper ISET value).

## Host Interface

The CS4952/3 provides a parallel 8-bit data interface for overall configuration and control. The host interface uses active low read and write strobes along with an active low address enable signal to provide microprocessor compatible read and write cycles. Indirect host addressing to the CS4952/3 internal registers is accomplished via an internal address register which is uniquely accessible via bus write cycles with the host address enable signal asserted.

The CS4952/3 also provides an I<sup>2</sup>C compatible serial interface for device configuration and control. This port can operate in standard or fast (400 KHz) modes. When in I<sup>2</sup>C mode, the parallel data interface PDAT [7:0] pins may be used as a general purpose I/O port controlled by the I<sup>2</sup>C interface.

## Closed Caption Services

The CS4952/3 supports the generation of NTSC Closed Caption services. Line 21 and Line 284 captioning can be generated and enabled independently via a set of control registers. When enabled, clock run-in, start bit, and data bytes are automatically inserted at the appropriate video lines. A convenient interrupt interface simplifies the software interface between the host processor and the CS4952/3.

## Control Registers

The control and configuration of the CS4952/3 is primarily accomplished through the control register block. All of the control registers are uniquely addressable via the internal address register. The control register bits are initialized during a chip reset.

See the detailed operation section of this data sheet for all of the individual register bit allocations, bit operational descriptions and initialization states.

## OPERATIONAL DESCRIPTION

### Reset Hierarchy

The CS4952/3 is equipped with an active low asynchronous reset input pin  $\overline{\text{RESET}}$ .  $\overline{\text{RESET}}$  is used to initialize the internal registers and the internal state machines for subsequent default operation. See the electrical and timing specification section of this data sheet for specific CS4952/3 chip reset and power-on signaling timing requirements and restrictions. All chip outputs are valid after a time period following  $\overline{\text{RESET}}$  pin low.

When the  $\overline{\text{RESET}}$  pin is held low, the host interface in the CS4952/3 is disabled and will not respond to host initiated bus cycles.

A reset initializes the CS4952/3 internal registers to their default values as described by Table 5. In the default state, the CS4952/53 video DACs are disabled and the device is configured to internally provide blue field video data to the DACs (any input data present on the V [7:0] pins is ignored). Otherwise the CS4952/53 registers are configured for NTSC-M CCIR601 output operation. At a minimum, the DAC register (0x04) must be written (to enable the DACs) and the IN\_MODE bit of the CONTROL\_0 register (0x01) must be set (to enable CCIR601 data input on V [7:0]) for the CS4952/53 to become operational after  $\overline{\text{RESET}}$ .

## Video Timing


### Slave Mode Input Interface

In Slave Mode, the CS4952/3 takes  $\overline{\text{VSYNC}}$  and  $\overline{\text{HSYNC}}$  as inputs. Slave Mode is the default following a reset and is changed to Master Mode via a control register bit (CONTROL\_0 [4]). The CS4952/3 is limited to CCIR601 horizontal and vertical input timing. All clocking in the CS4952/3 is generated from the CLK pin. In Slave Mode the Sync Generator uses externally provided horizontal and vertical sync signals to synchronize the internal timing of the CS4952/3.

Video data that is sent to the CS4952/3 must be synchronized to the horizontal and vertical sync signals. Figure 6 illustrates horizontal timing for CCIR601 input in Slave Mode. Note that the CS4952/3 expects to receive the first active pixel data on clock cycle 245 (NTSC) when bit SYNC\_DLY=0 in the CONTROL\_2 Register (0x02). When SYNC\_DLY=1, it expects the first active pixel data on clock cycle 246 (NTSC).

### Master Mode Input Interface

The CS4952/3 defaults to Slave Mode following  $\overline{\text{RESET}}$  high but may be switched into Master Mode via the MSTR bit in the CONTROL\_0 Register (0x00). In Master Mode, the CS4952/3 uses the  $\overline{\text{VSYNC}}$ ,  $\overline{\text{HSYNC}}$  and FIELD device pins as



**Figure 6. CCIR601 Input Slave Mode Horizontal Timing**

outputs to schedule the proper external delivery of digital video into the V [7:0] pins. Figure 7 illustrates horizontal timing for CCIR601 input in Master Mode. Note that the CS4952/3 expects to receive the first active pixel data on clock cycle 245 (NTSC) when bit SYNC\_DLY=0 in the CONTROL\_2 Register (0x02). When SYNC\_DLY=1, it expects the first active pixel data on clock cycle 246 (NTSC).

**Vertical Timing**

The CS4952/3 can be selected through the CONTROL\_0 register (0x00) to operate in four different timing modes: PAL which is 625 vertical lines 25 frames per second interlaced, NTSC which is 525 vertical lines 30 frames per second interlaced and both PAL and NTSC again but in Progressive Scan where the display is non-interlaced.

The CS4952/3 conforms to standard digital decompression dimensions and does not process digital input data for the active analog video half lines as they are typically in the over/underscan region of televisions. For NTSC, 240 active lines total per field are processed and for PAL 288 active lines total per field. Frame vertical dimensions are 480 lines for NTSC and 576 lines for PAL. Table 1


specifies active line numbers for both NTSC and PAL. Refer to Figure 8 for HSYNC, VSYNC and FIELD signal timing.

MODE	FIELD	ACTIVE LINES
NTSC	1, 3	22-261
	2, 4	285-524
PAL	1, 3, 5, 7	23-310
	2, 4, 6, 8	336-623
NTSC Progressive-Scan	NA	22-261
PAL Progressive-Scan	NA	23-310


**Table 1. Vertical Timing**

**Horizontal Timing**

HSYNC is used to synchronize the horizontal input to output timing in order to provide proper horizontal alignment. HSYNC defaults to an input pin following RESET but switches to output in Master Mode (CONTROL\_0 [4] = 1). Horizontal timing is referenced to HSYNC transitioning low. For active video lines, digital video input is to be applied to the V [7:0] inputs 244 (NTSC) or 264 (PAL), CLK periods following HSYNC going low to determine the horizontal alignment of the active video.



**Figure 7. CCIR601 Input Master Mode Horizontal Timing**

**Figure 8. Vertical Timing**



**NTSC Interlaced**


The CS4952/3 supports NTSC-M and PAL-M modes where there are 525 total lines per frame and two fixed 262.5 line fields per frame and 30 total frames occurring per second. Please reference Figure 9 for NTSC interlaced vertical timing. Each field consists of 1 line for closed caption, 240 active lines of video plus 21.5 lines of blanking.

VSYNC field one transitions low at the beginning of line 4 and will remain low for 3 lines or (858 x 3) 2574 pixel cycles. The CS4952/3 exclusively reserves line 21 of field one for closed caption insertion. Digital video input is expected to be delivered to the CS4952/3 V [7:0] pins for 240 lines beginning on active video lines 22 and continuing


through line 261. VSYNC field two transitions low in the middle of line 266 and stays low for 3 lines times and transitions high in the middle of line 269. The CS4952/3 exclusively reserves line 284 of field two for closed caption insertion. Video input on the V [7:0] pins is expected between lines 285 through line 525.

**PAL Interlaced**

The CS4952/3 supports PAL modes B, D, G, H, I, N, and Combination N where there are 625 total lines per frame and two fixed 312.5 line fields per frame and 25 total frames occurring per second. Please reference Figure 10 for PAL interlaced vertical timing. Each field consists of 288 active lines of video plus 24.5 lines of blanking.



**Figure 9. NTSC Video Interlaced Timing**



**Figure 10. PAL Video Interlaced Timing**

$\overline{\text{VSYNC}}$  will transition low to begin field one and will remain low for 2.5 lines or (864 x 2.5) 2160 pixel cycles. Digital video input is expected to be delivered to the CS4952/3 V [7:0] pins for 287 lines beginning on active video line 24 and continuing through line 310.

Field two begins with  $\overline{\text{VSYNC}}$  transitioning low after 312.5 lines from the beginning of field one.  $\overline{\text{VSYNC}}$  stays low for 2.5 lines times and transitions high with the beginning of line 315. Video input on the V [7:0] pins is expected between line 336 through line 622.

### ***Progressive Scan***

The CS4952/3 supports a progressive scan mode where the video output is non-interlaced. This is accomplished by displaying only the first video field for NTSC or PAL. To preserve exact MPEG-2 frame rates of 30 and 25 per second, the CS4952/3 displays the same first field repetitively but alternately varies the field times. Other digital video encoders commonly support progressive scan by repetitively displaying a 262 line field (524/525 lines for NTSC). In the long run this method is flawed in that over time, the output display rate will overrun a system clock locked MPEG-2 decompressor and display a field twice every 8.75 seconds.

### ***PAL Progressive Scan***

$\overline{\text{VSYNC}}$  will transition low to begin field one and will remain low for 2.5 lines or (864 x 2.5) 2160 pixel times. Please reference Figure 11 for PAL non-interlaced timing. Digital video input is expected to be delivered to the CS4952/3 V [7:0] pins for 288 lines beginning on active video line 23 and continuing through line 309.

Field two begins with  $\overline{\text{VSYNC}}$  transitioning low after 312 lines from the beginning of field one.

$\overline{\text{VSYNC}}$  stays low for 2.5 line times and transitions high during the middle of line 315. Video input on the V [7:0] pins is expected between line 335 through line 622. Field two is 313 lines long while field one is 312.


### ***NTSC Progressive Scan***

$\overline{\text{VSYNC}}$  will transition low at line 4 to begin field one and will remain low for 3 lines or (858 x 3) 2574 pixel times. Please reference Figure 12 for NTSC interlaced timing. Digital video input is expected to be delivered to the CS4952/3 V [7:0] pins for 240 lines beginning on active video line 22 and continuing through line 261.


Field two begins with  $\overline{\text{VSYNC}}$  transitioning low at line 266.  $\overline{\text{VSYNC}}$  stays low for 2.5 line times and transitions high during the middle of line 268. Video input on the V [7:0] pins is expected between line 284 through line 524. Field two is 263 lines long while field one is 262.

### **CCIR-656**


The CS4952/3 supports an additional Slave Mode feature that is selectable through the CCIR601 bit of the CONTROL\_0 register. The CCIR-656 slave feature is unique because the horizontal and vertical timing and digital video are combined into a single 8-bit 27 MHz input. With CCIR-656 there are no horizontal and vertical input or output strobes, only 8-bit 27 MHz active CbYCrY data with start and end of video codes being implemented with reserved 00 and FF code sequences within the video feed. As with all modes, V [7:0] are sampled with the rising edge of CLK. The CS4952/3 expects the digital CCIR-656 stream to be error free. The FIELD output toggles as with non CCIR-656 input. CCIR-656 input timing is illustrated in Figure 13.



**Figure 11. PAL Video Non-Interlaced Progressive Scan Timing**



**Figure 12. NTSC Video Non-Interlaced Progressive Scan Timing**



**Figure 13. CCIR656 Input Mode Timing**

Address	Register	NTSC-MC CIR601	NTSC-MCCI R60 (Japan)	NTSC-MR S170A	PAL-B,D, G,H,I	PAL-M	PAL-N	PAL-NCom (Argentina)
0x00	CONTROL_0	01h	01h	21h	41h	61h	A1h	81h
0x01	CONTROL_1	04h	00h	04h	04h	04h	04h	04h
0x10	SC_AMP	1Ch	1Ch	1Ch	15h	15h	15h	15h
0x11	SC_SYNTH0	3Eh	3Eh	3Eh	96h	4Eh	96h	8Ch
0x12	SC_SYNTH1	F8h	F8h	F8h	15h	4Ah	15h	28h
0x13	SC_SYNTH2	E0h	E0h	E0h	13h	E1h	13h	EDh
0x14	SC_SYNTH3	43h	43h	43h	54h	43h	54h	43h

**Table 2. Multi-standard Format Register Configurations**  
(Slave Mode, interlaced timing, non-656 data)

### Digital Video Input Modes

The CS4952/3 provides 2 different digital video input modes that are selectable through the IN\_MODE bit of the CONTROL\_0 register.

In mode 0 and upon RESET, the CS4952/3 defaults to output a solid color (1 of a possible of 256 colors). The background color is selected by writing the BKG\_COLOR register (0x08). The colorspace of the register is RGB 3:3:2 and is unaffected by gamma correction. The default color following RESET is blue.

In mode 1 the CS4952/3 supports a single 8-bit 27 MHz CbYCrY source as input on the V [7:0] pins. Input video timing can be CCIR601 master or slave and progressive scan.

### Multi-standard Output Format Modes

The CS4952/53 supports a wide range of output formats compatible with worldwide broadcast standards. These formats include NTSC-M, PAL-B/D/G/H/I, PAL-M, PAL-N and PAL Combination N (PAL-Nc) which is the broadcast standard used in Argentina. After RESET, the CS4952/53 defaults to NTSC-M operation with CCIR601 analog timing. NTSC-M can also be supported in the Japanese format by turning off the 7.5 IRE pedestal through the PED bit in the CONTROL\_1 register (0x01).

Output formats are configured by writing control registers as shown in Table 2.

### Subcarrier Generation

The CS4952/3 automatically synthesizes NTSC and PAL color subcarrier clocks using the CLK frequency and four control registers (SC\_SYNTH0/1/2/3). The NTSC subcarrier synthesizer is reset every four fields and every eight fields for PAL.

The SC\_SYNTH0/1/2/3 registers used together provide a 32-bit value which defaults to NTSC values of 43E0F83Eh following reset.

Table 3 indicates the 32-bit value required for the different broadcast formats.

### Subcarrier Compensation

Since the subcarrier is synthesized from CLK the subcarrier frequency error will track the clock frequency error. If the input clock has a tolerance of 200 ppm then the resulting subcarrier will also have a tolerance of 200 ppm. Per the NTSC specification the final subcarrier tolerance is  $\pm 10$  Hz which is more like 3 ppm. Care must be taken in selecting a suitable clock source.

In MPEG-2 system environments the clock is actually recovered from the data stream. In these cases the recovered clock can be 27 MHz  $\pm 50$  ppm or

System	Fsubcarrier	Value (dec)	Value (hex)
NTSC-M	3.5795455 MHz	1138817086	43E0F83E
PAL-B, D, G, H, I, N	4.43361875 MHz	1410536854	54131596
PAL-N (Argentina)	3.582056 MHz	1139615885	43ED288D
PAL-M	3.579611 MHz	1138838095	43CDDFC7

**Table 3. Multi-standard Format FSC Register Configurations**

$\pm 1350$  Hz. It varies per television but in many cases given an MPEG-2 system clock of 27 MHz  $\pm 1350$  Hz the resultant color subcarrier produced will be outside of the televisions ability to compensate and the chrominance information will not be displayed (black and white picture only).

The CS4952/3 is designed to provide automatic compensation for an excessively inaccurate MPEG-2 system clock. Sub-carrier compensation is enabled through the XTAL bit of the CONTROL\_2 register. When enabled the CS4952/3 will utilize a common quartz color burst crystal (3.579545 MHz  $\pm 50$  ppm for NTSC) attached to the ADDR and XTAL pins to automatically compare and compensate the color subcarrier synthesis process. Use of the ADDR and XTAL pins requires that the host interface is configured for I<sup>2</sup>C operation.

### Closed Caption Insertion

The CS4952/3 is capable of NTSC Closed Caption insertion on lines 21 and 284 independently. Closed captioning is enabled for either or both lines 21 & 284 via the CC\_EN [1:0] register bits and data to be inserted is also written into the four Closed Caption Data registers. The CS4952/3 when enabled automatically generates the seven cycles of clock run-in (32 x line rate), start bit insertion (001) and finally insertion of the two data bytes per line. Data low at the video outputs corresponds to 0 IRE and data high corresponds to 50 IRE.

There are two independent 8-bit registers per line (CC\_21\_1 & CC\_21\_2 for line 21 and CC\_284\_1

& CC\_284\_2 for line 284). Interrupts are also provided to simplify the handshake between the driver software and the chip. Typically the host would write all 4 bytes to be inserted into the registers and then enable closed caption insertion and interrupts. As the closed caption interrupts occur the host software would respond by writing the next two bytes to be inserted to the correct control registers and then clear the interrupt and wait for the next field.

### Color Bar Generator

The CS4952/3 is equipped with a color bar generator that is enabled through the CBAR bit of the CONTROL\_1 register. The color bar generator works in Master or Slave Mode and has no effect on the video input/output timing. If the CS4952/3 is configured for Slave Mode color bars, proper video timing must be present on the HSYNC and VSYNC pins for the color bars to be displayed. Given proper Slave Mode input timing or Master Mode, the color bar generator will override the video input pixel data.

The output of the color bar generator is instantiated after the chroma interpolation filter and before the luma delay line. The generated color bar numbers are for 100% amplitude, 100% saturation NTSC EIA color bars or 100% amplitude, 100% saturation PAL EBU color bars. For PAL color bars, the CS4952/3 generates NTSC color bar values, which are very close to standard PAL values. The exact luma and chroma values are listed in Table 4.

COLOR	Cb	Cr	Y
White	0	0	+180
Yellow	-84	+14	+162
Cyan	+28	-84	+131
Green	-56	-70	+112
Magenta	+56	+70	+84
Red	-28	+84	+69
Blue	+84	-14	+35
Black	0	0	+16

**Table 4. Internal Color Bar Values**  
(8-bit values, Cb/Cr are in 2's complement format)

### Interrupts

In order to better support precise video mode switches and to establish a software/hardware handshake with the closed caption insertion block the CS4952/3 is equipped with an interrupt pin named INT. The INT pin is active high. There are three interrupt sources:  $\overline{\text{VSYNC}}$ , Line 21 and Line 284. Each interrupt can be individually disabled with the INT\_EN register. Each interrupt is also cleared via writing a one to the corresponding INT\_CLR register bits. The three individual interrupts are ORed together to generate an interrupt signal which is presented on the INT output pin. If an interrupt has occurred, it cannot be eliminated with a disable, it must be cleared.

### General Purpose I/O Port

The CS4952/53 has a GPIO port and register which is available when the device is configured for I<sup>2</sup>C host interface operation. In I<sup>2</sup>C host interface mode, the PDAT [7:0] pins are unused by the host interface and they may operate independently as input or output pins for the GPIO\_DATA\_REG register (0x0A). The CS4952/53 also contains the GPIO\_CTRL\_REG Register (0x09) which is used to configure the GPIO pins for input or output operation.

The GPIO port PDAT [7:0] pins are configured for input operation when the corresponding

GPIO\_CTRL\_REG [7:0] bits are cleared. In GPIO input mode, the CS4952/53 will latch the data on the PDAT [7:0] pins into the corresponding bit locations of GPIO\_DATA\_REG when it detects register address 0x0A through the I<sup>2</sup>C interface. A detection of address 0x0A can happen in two ways. The first and most common way this will happen is when address 0x0A is written to the CS4952/53 via its I<sup>2</sup>C interface. The second method for detecting address 0x0A is implemented by accessing register address 0x09 through I<sup>2</sup>C. In I<sup>2</sup>C host interface operation, the CS4952/53 register address pointer will auto-increment to address 0x0A after an address 0x09 access.

The GPIO port PDAT [7:0] pins are configured for output operation when the corresponding GPIO\_CTRL\_REG [7:0] bits are set. In GPIO output mode, the CS4952/53 will output the data in GPIO\_DATA\_REG [7:0] bit locations onto the corresponding PDAT [7:0] pins when it detects a register address 0x0A through the I<sup>2</sup>C interface.

### ANALOG

#### Analog Timing

All CS4952/3 analog timing and sequencing is derived from the 27 MHz clock input. The analog outputs are controlled internally by the video timing generator in conjunction with master and slave timing. The video output signals perform accordingly for NTSC, PAL specifications and both modes again but with progressive scan non-interlaced video output.

Being that the CS4952/3 is almost entirely a digital circuit, great care has been taken to guarantee analog timing and slew rate performance as specified in the NTSC and PAL analog specifications. Reference the Analog Parameters section of this data sheet for exact performance parameters.



## VREF

The CS4952/3 can operate with or without the aid of an external voltage reference. The CS4952/3 is designed with an internal voltage reference generator that provides a VREFOUT signal. The internal voltage reference is utilized by electrically connecting the VREFOUT and VREFIN pins. VREFIN can also be connected to an external precision 1.235 volt reference. In either case, VREFIN is to be decoupled to ground with a 0.1  $\mu$ F capacitor. Decoupling should be applied as close to the device pin as possible.

## ISET

All four of the CS4952/3 digital to analog converter DACs are output current normalized with a common ISET device pin. The DAC output current per bit is determined by the size of the resistor connected between ISET and electrical ground. Typically a 10  $k\Omega \pm 1\%$  metal film resistor should be used. The ISET resistance can be changed by the user to accommodate varying video output attenuation via post filters and also to suit individual preferred performance.

In conjunction with the ISET value, the user may also independently vary the chroma, luma and colburst amplitude levels via host addressable control register bits that are used to control internal digital amplifiers. The DAC output levels are defined by the following operations:

$$\begin{aligned} \text{VREFIN}/\text{ISET} &= \text{IREF} \\ 1.235 \text{ V}/10 \text{ k}\Omega &= 123.5 \mu\text{A} \end{aligned}$$

CVBS37/Y/C Outputs:

$$\begin{aligned} \text{VOUT (max)} &= \text{IREF} \times (8/15) \times 511 \times 37.5 \Omega = \\ &1.262 \text{ V} \end{aligned}$$

CVBS75 Output:

$$\begin{aligned} \text{VOUT (max)} &= \text{IREF} \times (4/15) \times 511 \times 75 \Omega = \\ &1.262 \text{ V} \end{aligned}$$

## DACs

The CS4952/3 is equipped with 4 independent video grade current output digital to analog converters. They are 9-bit DACs operating at a 27 MHz two times oversampling rate. All four DACs are disabled and put in a low power mode upon RESET. All four DACs can be individually powered down and disabled. The output current per bit of all four DACs is determined by the size of resistor connected between the ISET pin and electrical ground.

### *Luminance DAC*

The Y pin is driven from a 9-bit 27 MHz current output DAC that internally receives the Y or luminance portion of the video signal (black and white intensity and synchronization information only). Y is designed to drive proper video levels into a 37.5  $\Omega$  load. Reference the detailed electrical section of this data sheet for the exact Y digital to analog AC and DC performance data. A Y\_EN enable control bit in the DAC register (0x08) is provided to enable or disable the luminance DAC. For a complete disable and lower power operation the Luminance DAC can be totally shut down via the Y\_PD control bit in the DAC register (0x08). In this mode turn-on through the control register will not be instantaneous.

### *Chrominance DAC*

The C pin is driven from a 9-bit 27 MHz current output DAC that internally receives the C or chrominance portion of the video signal (color only). C is designed to drive proper video levels into a 37.5  $\Omega$  load. Reference the detailed electrical section of this data sheet for the exact C digital to analog AC and DC performance data. A C\_EN enable control register bit in the DAC register (0x08) is provided to enable or disable the Chrominance DAC. For a complete disable and lower power operation the Chrominance DAC can be totally shut down via the C\_PD control register bit in the DAC

register (0x08). In this mode turn-on through the control register will not be instantaneous.

### ***CVBS75 DAC***

The CVBS75 pin is driven from a 9-bit 27 MHz current output DAC that internally receives a combined luma and chroma signal to provide composite video output. CVBS75 is designed to drive proper composite video levels into a 75  $\Omega$  load. Reference the detailed electrical section of this data sheet for the exact CVBS75 digital to analog AC and DC performance data. A C\_75\_EN enable control register bit in the DAC register (0x08) is provided to enable or disable the output pin. When disabled, no current flows from the output. For a complete disable and lower power operation the CVBS75 DAC can be totally shut down via the C\_75\_PD control register bit in the DAC register (0x08). In this mode turn-on through the control register will not be instantaneous.

### ***CVBS37 DAC***

The CVBS37 pin is driven from a 9-bit 27 MHz current output DAC that internally receives a combined luma and chroma signal to provide composite video output. CVBS37 is designed to drive proper composite video levels into a 37.5  $\Omega$  load. Reference the detailed electrical section of this data sheet for the exact CVBS37 digital to analog AC and DC performance data. The C\_37\_EN DAC enable control register bit is in the DAC register (0x08) provided to enable or disable the output pin. When disabled, no current flow from the output. For a complete disable and lower power operation the CVBS37 DAC can be totally shut down via the C\_37\_PD control register bit in the DAC register (0x08). In this mode turn-on through the control register will not be instantaneous.

## PROGRAMMING

### Host Control Interface

The CS4952/3 host control interface can be configured for I<sup>2</sup>C or 8-bit parallel operation. The CS4952/3 will default to I<sup>2</sup>C operation when the  $\overline{RD}$  and  $\overline{WR}$  pins are both tied low at power up. The  $\overline{RD}$  and  $\overline{WR}$  pins are active for 8-bit parallel operation only.

### I<sup>2</sup>C Interface


The CS4952/3 provides an I<sup>2</sup>C interface for accessing the internal control and status registers. External pins are a bidirectional data pin (SDA) and a serial input clock (SCL). The protocol follows the I<sup>2</sup>C specifications. A complete data transfer is shown in Figure 14. Note that this I<sup>2</sup>C interface will work in Slave Mode only - it is not a bus master.

SDA and SCL are connected via an external pull-up resistor to a positive supply voltage. When the bus is free, both lines are high. The output stages of devices connected to the bus must have an open-drain or open-collector in order to perform the wired-AND function. Data on the I<sup>2</sup>C bus can be transferred at a rate of up to 400 kbits/sec in fast mode. The number of interfaces to the bus is solely dependent on the limiting bus capacitance of 400 pF. When 8-bit parallel interface operation is being used, SDA and SCL can be tied directly to ground.

The I<sup>2</sup>C bus address for the CS4952/3 is programmable via register I2C\_ADR (0x0F).

### 8-bit Parallel Interface

The CS4952/3 is equipped with a full 8-bit parallel microprocessor write and read control port. Along with the PDAT [7:0] pins the control port interface is comprised of host read  $\overline{RD}$  and host write  $\overline{WR}$  active low strobes and host address enable ADDR which, when low, enables unique address register accesses. The control port is used to access internal registers which configure the CS4952/3 for various modes of operation. The internal registers are uniquely addressed via an address register. The address register is accessed during a host write cycle with the  $\overline{WR}$  and ADDR pins set low. Host write cycles with ADDR set high will write the 8-bits on the PDAT [7:0] pins into the register currently selected by the address register. Likewise read cycles occur with  $\overline{RD}$  set low and ADDR set high will return the register contents selected by the address register. Reference the detailed electrical timing parameter section of this data sheet for exact host parallel interface timing characteristics and specifications. When I<sup>2</sup>C interface operation is being used,  $\overline{RD}$  and  $\overline{WR}$  must be tied to ground. PDAT [7:0] are available to be used for GPIO operation in I<sup>2</sup>C host interface mode.



Note: I<sup>2</sup>C transfers data always with MSB first, LSB last

**Figure 14. I<sup>2</sup>C Data Transfer**

## Register Description

A set of internal registers are available for controlling the operation of the CS4952/3. The registers extend from internal address 0x00 through 0x3D. Table 5 shows a complete list of these registers and

their internal addresses. Note that this table and the subsequent register description section describe the full register map for CS4952 only. A complete CS4953 register set description is only available to Macrovision ACP-PPV Licensed Buyers.

Address	Register Name	Type	Default Value
0x00	CONTROL_0	r/w	01h
0x01	CONTROL_1	r/w	04h
0x02	CONTROL_2	r/w	00h
0x03	RESERVED		
0x04	DAC	r/w	F0h
0x05 - 0x06	RESERVED		
0x07	STATUS	read only	00h
0x08	BKG_COLOR	r/w	03h
0x09	GPIO_CTRL_REG	r/w	
0x0A	GPIO_DATA_REG	r/w	00h
0x0B - 0x0C	RESERVED		
0x0D	C_AMP	r/w	80h
0x0E	Y_AMP	r/w	80h
0x0F	I2C_ADR	r/w	n/a
0x10	SC_AMP	r/w	1Ch
0x11	SC_SYNTH0	r/w	3Eh
0x12	SC_SYNTH1	r/w	F8h
0x13	SC_SYNTH2	r/w	E0h
0x14	SC_SYNTH3	r/w	43h
0x15	HUE_LSB	r/w	00h
0x16	HUE_MSB	r/w	00h
0x17	RESERVED		
0x18	CC_EN	r/w	00h
0x19	CC_21_1	r/w	00h
0x1A	CC_21_2	r/w	00h
0x1B	CC_284_1	r/w	00h
0x1C	CC_284_2	r/w	00h
0x1D - 0x3A	RESERVED		
0x3B	INT_EN	r/w	00h
0x3C	INT_CLR	r/w	00h
0x3D	ID_REG	read only	n/a

**Table 5. Control Register Map**

*Control Register 0*

Address    0x00                      CONTROL\_0                      Read/Write                      Default Value = 01h

Bit Number	7	6	5	4	3	2	1	0
Bit Name	TV_FMT			MSTR	CCIR656	PROG	IN_MODE	CBCR_UV
Default	0	0	0	0	0	0	0	1

Bit	Mnemonic	Function
7:5	TV_FMT	selects the TV display format 000:                      NTSC-M CCIR601 timing (default) 001:                      NTSC-M RS170A timing 010:                      PAL-B, D, G, H, I 011:                      PAL-M 100:                      PAL-N (Argentina) 101:                      PAL-N (non Argentina) 110-111:                      reserved
4	MSTR	1: Master Mode, 0: Slave Mode
3	CCIR656	video input is in CCIR656 format (0: off, 1: on)
2	PROG	Progressive scanning enable (enable with 1)
1	IN_MODE	Input select (0: solid background, 1: use V [7:0] data)
0	CBCR_UV	enable YCbCr to YUV conversion (1: enable, 0: disable)

*Control Register 1*

Address    0x01                      CONTROL\_1                      Read/Write                      Default Value = 04h

Bit Number	7	6	5	4	3	2	1	0
Bit Name	CBLANK	Y_DELAY	C_BW	C_LPF_EN	FLD	PED	CBAR	CBCRSEL
Default	0	0	0	0	0	1	0	0

Bit	Mnemonic	Function
7	CBLANK	Composite Blank / HSYNC output select (1: CB, 0: HSYNC)
6	Y_DELAY	luma to chroma delay (0: no delay, 1: luma is delayed by one 13.5 MHz cycle)
5	C_BW	chroma lpf bandwidth (0: 650 KHz, 1: 1.3 MHz)
4	C_LPF_EN	chroma lpf on/off (0: off, 1: on)
3	FLD	Polarity of Field (0: odd field - 0, 1: odd field - 1)
2	PED	Pedestal offset (0: 0 IRE, 1: 7.5 IRE)
1	CBAR	internal color bar generator (0: off, 1: on)
0	CBCRSEL	CbCr select (0: chroma undelayed, 1: chroma delayed by one clock)

*Control Register 2*

Address    0x02                      CONTROL\_2                      Read/Write                      Default Value = 00h

Bit Number	7	6	5	4	3	2	1	0
Bit Name	RESERVED					SYNC_DLY	XTAL	SC_EN
Default	0	0	0	0	0	0	0	0

Bit	Mnemonic	Function
7:4	-	reserved
3	Y_BW	Selects between 4.2 Mhz and 6 Mhz on-chip luminance low pass filters; default value is zero which selects the 4.2 Mhz low pass filter option
2	SYNC_DLY	Delays expected timing of first active pixel input data relative to falling edge of HSYNC from 245 27 MHz clock cycles to 246 for NTSC and from 265 to 266 for PAL. Default State is SYNC_DLY=0 for no delay
1	XTAL	Crystal oscillator for subcarrier adjustment enable (1: enable)
0	SC_EN	Chroma burst disable (1: disable)

*DAC Power Down Register*

Address    0x04                      DAC                      Read/Write                      Default Value = F0h

Bit Number	7	6	5	4	3	2	1	0
Bit Name	C_75_PD	C_37_PD	Y_PD	C_PD	C_75_EN	C_37_EN	Y_EN	C_EN
Default	1	1	1	1	0	0	0	0

Bit	Mnemonic	Function
7	C_75_PD	power down composite DAC with 75 $\Omega$ load (0: power up, 1: power down)
6	C_37_PD	power down composite DAC with 37.5 $\Omega$ load (0: power up, 1: power down)
5	Y_PD	power down luma s-video DAC (0: power up, 1: power down)
4	C_PD	power down chroma s-video DAC (0: power up, 1: power down)
3	C_75_EN	enable composite video DAC output for 75 $\Omega$ (0: tri-state, 1: enable)
2	C_37_EN	enable composite video DAC output for 37.5 $\Omega$ (0: tri-state, 1: enable)
1	Y_EN	enable s-video DAC for luma output (0: tri-state, 1: enable)
0	C_EN	enable s-video DAC for chroma output (0: tri-state, 1: enable)

*Status Register*

Address    0x07                      STATUS                      Read Only                      Default Value = 00h

Bit Number	7	6	5	4	3	2	1	0
Bit Name	RESERVED		CC_INT_21	CC_INT_284	VS_INT	FIELD		
Default	0	0	0	0	0	0	0	0

Bit	Mnemonic	Function
7:6	-	reserved
5	CC_INT_21	Interrupt flag for line 21 (closed caption) complete
4	CC_INT_284	Interrupt flag for line 284 (closed caption) complete
3	VS_INT	Interrupt flag for video field change
2:0	FIELD	Field Status bits 000: field 8 001: field 1 010: field 2 011: field 3 100: field 4 101: field 5 110: field 6 111: field 7

*Background Color Register*

Address    0x08                      BKG\_COLOR                      Read/Write                      Default Value = 03h

Bit Number	7	6	5	4	3	2	1	0
Bit Name	BG_COLR							
Default	0	0	0	0	0	0	1	1

Bit	Mnemonic	Function
7:0	BG_COLR	Background color (7:5 = R, 4:2 = G, 1:0 = B)

*GPIO Control Register*

Address    0x09                      GPIO\_CTRL\_REG                      Read/Write                      Default Value = 00h

Bit Number	7	6	5	4	3	2	1	0
Bit Name	GPIO_IO							
Default	0	0	0	0	0	0	0	0

Bit	Mnemonic	Function
7:0	GPIO_IO	input(0)/output(1) control of GPIO registers (bit X: PDAT(X) I/O configuration)

*GPIO Data Register*

Address    0x0A                      GPIO\_DATA\_REG                      Read/Write                      Default Value = 00h

Bit Number	7	6	5	4	3	2	1	0
Bit Name	GPIO_DATA							
Default	0	0	0	0	0	0	0	0

Bit	Mnemonic	Function
7:0	GPIO_DATA	GPIO data register; data is output on PDAT [7:0] bus if appropriate bit in GPIO_CTRL_REG (0x09) is set to "1"; data on PDAT [7:0] is latched into GPIO_DATA_REG [7:0] when register address 0x0A is accessed via I <sup>2</sup> C. This register is only accessible in I <sup>2</sup> C mode.

*Chroma Filter Register*

Address    0x0D                      C\_AMP                      Read/Write                      Default Value = 80h

Bit Number	7	6	5	4	3	2	1	0
Bit Name	C_COEF							
Default	1	0	0	0	0	0	0	0

Bit	Mnemonic	Function
7:0	C_COEF	Chroma amplitude coefficient

*Luma Filter Register*

Address    0x0E                      Y\_AMP                      Read/Write                      Default Value = 80h

Bit Number	7	6	5	4	3	2	1	0
Bit Name	Y_COEF							
Default	1	0	0	0	0	0	0	0

Bit	Mnemonic	Function
7:0	Y_COEF	Luma amplitude coefficient

*I<sup>2</sup>C Address Register*

Address    0x0F                      I2C\_ADR                      Read/Write                      Default Value = N/A

Bit Number	7	6	5	4	3	2	1	0
Bit Name	RESERVED	ADDR						
Default	-	-	-	-	-	-	-	-

Bit	Mnemonic	Function
7	-	reserved
6:0	ADDR	I <sup>2</sup> C device address (programmable)



*Subcarrier Amplitude Register*

Address    0x10                      SC\_AMP                      Read/Write                      Default Value = 1Ch

Bit Number	7	6	5	4	3	2	1	0
Bit Name	AMP							
Default	0	0	0	1	1	1	0	0

Bit	Mnemonic	Function
7:0	AMP	Color burst amplitude

*Subcarrier Synthesis Register*

Address	0x11	SC_SYNTH0	Read/Write	Default Value = 3Eh
	0x12	SC_SYNTH1		F8h
	0x13	SC_SYNTH2		E0h
	0x14	SC_SYNTH3		43h

Register	Bits	Mnemonic	Function
SC_SYNTH0	7:0	-	Subcarrier synthesis bits 7:0
SC_SYNTH1	7:0	-	Subcarrier synthesis bits 15:8
SC_SYNTH2	7:0	-	Subcarrier synthesis bits 23:16
SC_SYNTH3	7:0	-	Subcarrier synthesis bits 31:24

*Hue LSB Adjust Register*

Address    0x15                      HUE\_LSB                      Read/Write                      Default Value = 00h

Bit Number	7	6	5	4	3	2	1	0
Bit Name	LSB							
Default	0	0	0	0	0	0	0	0

Bit	Mnemonic	Function
7:0	LSB	8 LSBs for hue phase shift

*Hue MSB Adjust Register*

Address    0x16                      HUE\_MSB                      Read/Write                      Default Value = 00h

Bit Number	7	6	5	4	3	2	1	0
Bit Name	RESERVED						MSB	
Default	0	0	0	0	0	0	0	0

Bit	Mnemonic	Function
7:2	-	reserved
1:0	MSB	2 MSBs for hue phase shift

*Closed Caption Enable Register*

Address    0x18                      CC\_EN                      Read/Write                      Default Value = 00h

Bit Number	7	6	5	4	3	2	1	0
Bit Name	RESERVED						EN_284	EN_21
Default	0	0	0	0	0	0	0	0

Bit	Mnemonic	Function
7:2	-	reserved
1	EN_284	enable closed caption for line 284
0	EN_21	enable closed caption for line 21

*Closed Caption Data Register*

Address	0x19	CC_21_1	Read/Write	Default Value = 00h
	0x1A	CC_21_2		00h
	0x1B	CC_284_1		00h
	0x1C	CC_284_2		00h

Register	Bit	Mnemonic	Function
CC_21_1	7:0	-	first closed caption databyte of line 21
CC_21_2	7:0	-	second closed caption databyte of line 21
CC_284_1	7:0	-	first closed caption databyte of line 284
CC_284_2	7:0	-	second closed caption databyte of line 284

*Interrupt Enable Register*

Address    0x3B                      INT\_EN                      Read/Write                      Default Value = 00h

Bit Number	7	6	5	4	3	2	1	0	
Bit Name	RESERVED						EN_21	EN_284	VS_EN
Default	0	0	0	0	0	0	0	0	

Bit	Mnemonic	Function
7:3	-	reserved
2	EN_21	interrupt enable for closed caption line 21
1	EN_284	interrupt enable for closed caption line 284
0	VS_EN	interrupt enable for new field

*Interrupt Clear Register*

Address    0x3C                      INT\_CLR                      Read/Write                      Default Value = 00h

Bit Number	7	6	5	4	3	2	1	0
Bit Name	RESERVED					CLR_21	CLR_284	VS_CLR
Default	0	0	0	0	0	0	0	0

Bit	Mnemonic	Function
7:3	-	reserved
2	CLR_21	clear interrupt for closed caption line 21 (INT_21)
1	CLR_284	clear interrupt for closed caption line 284 (INT_284)
0	VS_CLR	clear interrupt for new video field (INT_V)

*Device ID Register*

Address    0x3D                      ID\_REG                      Read Only                      Default Value = N/A

Bit Number	7	6	5	4	3	2	1	0
Bit Name	DEV_ID				RESERVED			
Default	0	0	0	0	-	-	-	-

Bit	Mnemonic	Function
7:4	DEV_ID	0000 device ID for CS4952 0001 device ID for CS4953
3:0	-	These bits are reserved and the value they return on a read is not defined

## **BOARD DESIGN & LAYOUT CONSIDERATIONS**

The printed circuit layout should be optimized for lowest noise on the CS4952/3 power and ground lines. Digital and analog sections should be physically separated and the CS4952/3 placed as close to the output connectors as possible. All analog supply traces should be as short as possible to minimize inductive ringing.

A well designed power distribution network is essential in eliminating digital switching noise. The ground planes must provide a low-impedance return path for the digital circuits. A PC board with a minimum of four layers is recommended. The ground layer should be used as a shield to isolate noise from the analog traces. The top layer (1) should be reserved for analog traces but digital traces may share this layer if the digital signals have low edge rates and switch little current or if they are separated from the analog traces by a significant distance (dependent on their frequency content and current). The second layer should then be the ground plane followed by the analog power plane on layer three and the digital signal layer on layer four

### **Power and Ground Planes**

The power and ground planes need isolation gaps of at 0.05" to minimize digital switching noise effects on the analog signals and components. A split analog/digital ground plane should be connected at one point as close as possible to the CS4952/3. A split analog/digital power plane should be connected at one point as close as possible to the power entry point and decoupled properly.

### **Power Supply Decoupling**

Start by reducing power supply ripple and wiring harness inductance by placing a large (33 - 100uF) capacitor as close to the power entry point as possible. Use separate power planes or traces for the digital and analog sections even if they use the

same supply. If necessary, further isolate the digital and analog power supplies by using ferrite beads on each supply branch followed by a low ESR capacitor.

Place all decoupling caps as close as possible to the device as possible. Surface mount capacitors generally have lower inductance than radial lead or axial lead components. Surface mount caps should be placed on the component side of the PCB to minimize inductance caused by board vias. Any vias, especially to ground, should be as large as practical to reduce their inductive effects.

### **VREF Decoupling**

The VREFOUT pin provides a 1.235 V reference for the internal DACs. VREFOUT is only intended to drive VREFIN. Do not connect to an external load. A small bypass cap, however, may be placed on VREFOUT to reduce noise. Usually a 0.1uF MLC surface mount capacitor is sufficient.

### **Digital Interconnect**

The digital inputs and outputs of the CS4952/3 should be isolated from the analog outputs as much as possible. Use separate signal layers whenever possible and do not route digital signals over the analog power and ground planes.

Noise from the digital section is directly related to the digital edge rates used. Ringing, overshoot, undershoot, and ground bounce are all related to edge rate. Use lower speed logic such as HCMOS for the host port interface to reduce switching noise. For the video input ports, higher speed logic is required, but use the slowest practical edge rate to reduce noise.

To reduce digital noise, it is important to match the source impedance, line impedance, and load impedance as much as possible. Generally, if the line length is greater than one fourth the signal edge rate, line termination is necessary. Ringing may also be reduced by damping the line with a series resistor (22 - 150  $\Omega$ ). Under extreme cases, it may

be advisable to use microstrip techniques to further reduce radiated switching noise if very fast edge rates (<2ns) are used. If microstrip techniques are used, split the analog and digital ground planes and use proper RF decoupling techniques.

**Analog Interconnect**

The CS4952/3 should be located as close as possible to the output connectors to minimize noise pickup and reflections due to impedance mismatch. All unused analog outputs should be placed in shutdown. This reduces the total power that the CS4952/3 requires, and eliminates the impedance mismatch presented by an unused connector. The analog outputs should not overlay the analog power plane to maximize high frequency power supply rejection.


**Analog Output Protection**

To minimize the possibility of damage to the analog output sections, make sure that all video connectors are well grounded. The connector ground should have a good DC ground path to the analog and digital power supply grounds. If no DC (and low frequency) path is present, improperly grounded equipment may impose damaging reverse currents on the video out lines. Therefore, it is also a good idea to use output filters that are AC coupled to avoid any problems.

**ESD Protection**

**External DAC Output Filter**

If an output filter is required for the composite and/or S-video outputs of the CS4952/53, the following low pass filter in Figure 15 can be used.



$C_2$  should be chosen so that  $C_1 = C_2 + C_{CABLE}$

**Figure 15. Low Pass Filter**

Schematic & Layout Review Service


Confirm Optimum  
Schematic & Layout  
Before Building Your Board.

For Our Free Review Service  
Call Applications Engineering.



C a l l : ( 5 1 2 ) 4 4 5 - 7 2 2 2


**DEVICE PINOUT - 44 PLCC**



**PLCC Pin Description**

Pin Name	Pin Number	Type	Description
V [7:0]	14, 13, 12, 11, 10, 9, 8, 7	IN	Digital video data inputs
CLK	33	IN	27 MHz input clock
ADDR	19	IN	Address enable line / subcarrier crystal input
XTAL	18	OUT	subcarrier crystal output
HSYNC/CB	16	I/O	Active low horizontal sync, or composite blank signal
VSYNC	17	I/O	Active low vertical sync.
FIELD	15	OUT	Video field ID. Selectable polarity
$\overline{RD}$	31	IN	Host parallel port read strobe, active low
$\overline{WR}$	32	IN	Host parallel port write strobe, active low
PDAT [7:0]	23,24,25,26,27,28,29,30	I/O	Host parallel port/ general purpose I/O
SDA	35	I/O	I <sup>2</sup> C data
SCL	36	IN	I <sup>2</sup> C clock input
CVBS75	5	CURRENT	Composite video output for driving 75 $\Omega$ loads
CVBS37	4	CURRENT	Composite video output for driving 37.5 $\Omega$ loads
Y	43	CURRENT	Luminance analog output for driving 37.5 $\Omega$ loads
C	44	CURRENT	Chrominance analog output for driving 37.5 $\Omega$ loads
VREFOUT	42	OUT	Internal voltage reference output
VREFIN	41	IN	External voltage reference input
ISET	40	OUT	DAC current set
INT	34	OUT	Interrupt output, active high
$\overline{RESET}$	37	IN	Active low master reset
TEST	6	IN	TEST pin. Ground for normal operation
VAA	1, 3, 20, 39	PS	+5 V supply
GND	2, 22, 21, 38	PS	Ground

**44L PLCC PACKAGE DRAWING**




DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.165	0.180	4.043	4.572
A1	0.090	0.120	2.205	3.048
B	0.013	0.021	0.319	0.533
D	0.685	0.695	16.783	17.653
D1	0.650	0.656	15.925	16.662
D2	0.590	0.630	14.455	16.002
E	0.685	0.695	16.783	17.653
E1	0.650	0.656	15.925	16.662
E2	0.590	0.630	14.455	16.002
e	0.040	0.060	0.980	1.524

**JEDEC # : MS-018**




**DEVICE PINOUT - 44 TQFP**



**TQFP Pin Description**

Pin Name	Pin Number	Type	Description
V [7:0]	8, 7, 6, 5, 4, 3, 2, 1	IN	Digital video data inputs
CLKIN	27	IN	27 MHz input clock
ADDR	13	IN	Address enable line / subcarrier crystal input
XTAL	12	OUT	subcarrier crystal output
HSYNC/CB	10	I/O	Active low horizontal sync, or composite blank signal
VSYNC	11	I/O	Active low vertical sync.
FIELD	9	OUT	Video field ID. Selectable polarity
$\overline{RD}$	25	IN	Host parallel port read strobe, active low
$\overline{WR}$	26	IN	Host parallel port write strobe, active low
PDAT [7:0]	17,18,19,20,21,22,23,24	I/O	Host parallel port/ general purpose I/O
SDA	29	I/O	I <sup>2</sup> C data
SCL	30	IN	I <sup>2</sup> C clock input
CVBS75	43	CURRENT	Composite video output for driving 75 $\Omega$ loads
CVBS37	42	CURRENT	Composite video output for driving 37.5 $\Omega$ loads
Y	37	CURRENT	Luminance analog output for driving 37.5 $\Omega$ loads
C	38	CURRENT	Chrominance analog output for driving 37.5 $\Omega$ loads
VREFOUT	36	OUT	Internal voltage reference output
VREFIN	35	IN	External voltage reference input
ISET	34	OUT	DAC current set
INT	28	OUT	Interrupt output, active high
RESET	31	IN	Active low master reset
TEST	44	IN	TEST pin. Ground for normal operation
VAA	14, 33, 39, 41	PS	+5 V supply
GND	15, 16, 32, 40	PS	Ground

**44L TQFP PACKAGE DRAWING**



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.000	0.065	0.000	1.600
A1	0.002	0.006	0.050	0.150
B	0.012	0.018	0.300	0.450
D	0.478	0.502	11.700	12.300
D1	0.404	0.412	9.900	10.100
E	0.478	0.502	11.700	12.300
E1	0.404	0.412	9.900	10.100
e	0.029	0.037	0.700	0.900
L	0.018	0.030	0.450	0.750
∞	0.000	7.000	0.000	7.000

**JEDEC # : MS-026**

SMART  
Analog™