

## FEATURES:

- Eight 128k x 8-bit EEPROM MCM
- RAD-PAK® radiation-hardened against natural space radiation
- Total dose hardness:
  - >100 krad (Si), depending upon space mission
- Excellent Single event effects
  - $SEL_{TH} > 120 \text{ MeV/mg/cm}^2$
  - SEU > 90 MeV/mg/cm<sup>2</sup> read mode
  - SEU = 18 MeV/mg/cm<sup>2</sup> write mode
- Package: 96 pin RAD-PAK® quad flat pack
- High endurance
  - 10,000 cycles/byte, 10 year data retention
- Page Write Mode: 1 to 8 X 128 byte page
- High Speed:
  - 150 and 200 ns maximum access times
- Automatic programming
  - 10 ms automatic Page/Byte write
- Low power dissipation
  - 160 mW/MHz active current
  - 880  $\mu\text{W}$  standby current

## DESCRIPTION:

Maxwell Technologies' 79C0832 multi-chip module (MCM) memory features a greater than 100 krad (Si) total dose tolerance, depending upon space mission. Using Maxwell Technologies' patented radiation-hardened RAD-PAK® MCM packaging technology, the 79C0832 is the first radiation-hardened 8 megabit MCM EEPROM for space application. The 79C0832 uses eight 1 Megabit high speed CMOS die to yield an 8 megabit product. The 79C0832 is capable of in-system electrical byte and page programmability. It has a 128 x 8 byte page programming function to make its erase and write operations faster. It also features Data Polling and a Ready/Busy signal to indicate the completion of erase and programming operations. In the 79C0832, hardware data protection is provided with the  $\overline{\text{RES}}$  pin, in addition to noise protection on the  $\overline{\text{WE}}$  signal and write inhibit on power on and off. Software data protection is implemented using the JEDEC optional standard algorithm.

Maxwell Technologies' patented RAD-PAK® packaging technology incorporates radiation shielding in the microcircuit package. It eliminates the need for box shielding while providing the required radiation shielding for a lifetime in orbit or space mission. In a GEO orbit, RAD-PAK provides greater than 100 krad (Si) radiation dose tolerance. This product is available with screening up to Class K.

TABLE 1. 79C0832 PINOUT DESCRIPTION

PIN	SYMBOL	DESCRIPTION
84-77, 29-37	ADDR0 to ADDR16	Address Input
48-55, 66-73, 96, 1-7, 18-25	I/O0 to I/O31	Data Input/Output
61	$\overline{\text{OE}}$	Output Enable
41, 43	$\overline{\text{CE0-1}}$	Chip Enable 0 through 1
36	$\overline{\text{WE}}$	Write Enable
10, 17, 28, 40, 44, 58, 65, 76, 87, 93	5V	Power Supply
8, 9, 10-16, 26, 27, 38, 42, 46, 56, 57, 59, 60, 62-64, 74, 75, 85, 86, 88-92, 94, 95	GND	Ground
39	$\overline{\text{RDY/BUSY}}$	Ready/Busy
47	$\overline{\text{RES}}$	Reset

TABLE 2. 79C0832 ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MIN	MAX	UNIT
Supply Voltage	$V_{\text{CC}}$	-0.6	7.0	V
Input Voltage	$V_{\text{IN}}$	-0.5 <sup>1</sup>	7.0	V
Operating Temperature Range	$T_{\text{OPR}}$	-55	125	°C
Storage Temperature Range	$T_{\text{STG}}$	-65	150	°C

1.  $V_{\text{IN}}$  min = -3.0V for pulse width  $\leq 50$ ns.

TABLE 3. 79C0832 RECOMMENDED DC OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	MAX	UNIT
Supply Voltage	$V_{\text{CC}}$	4.5	5.5	V
Input Voltage	$V_{\text{IL}}$	-0.3 <sup>1</sup>	0.8	V
	$V_{\text{IH}}$	2.2	$V_{\text{CC}} + 0.3$	V
	$V_{\text{H}}$	$V_{\text{CC}} - 0.5$	$V_{\text{CC}} + 1$	V
Operating Temperature Range	$T_{\text{OPR}}$	-55	125	°C

1.  $V_{\text{IL}}$  min = -1.0V for pulse width  $\leq 50$  ns

TABLE 4. 79C0832 CAPACITANCE  
( $T_A = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ )

PARAMETER	SYMBOL	MIN	MAX	UNIT
Input Capacitance: $V_{IN} = 0V^1$	$C_{IN}$	--	6	pF
Output Capacitance: $V_{OUT} = 0V^1$	$C_{OUT}$	--	12	pF

1. Guaranteed by design.

TABLE 5. 79C0832 DC ELECTRICAL CHARACTERISTICS  
( $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55\text{ TO }+125^\circ\text{C}$ )

PARAMETER	TEST CONDITION	SYMBOL	MIN	MAX	UNITS
Input Leakage Current	( $V_{CC} = 5.5V$ , $V_{IN} = 5.5V$ )	$I_{LI}$	--	16 <sup>1</sup>	$\mu\text{A}$
Output Leakage Current	( $V_{CC} = 5.5V$ , $V_{OUT} = 5.5V/0.4V$ )	$I_{LO}$	--	16	$\mu\text{A}$
Standby $V_{CC}$ Current	$\overline{CE} = V_{CC}$ $CE = V_{IH}$	$I_{CC1}$	--	80 <sup>2</sup>	$\mu\text{A}$
		$I_{CC2}$	--	4 <sup>2</sup>	mA
Operating $V_{CC}$ Current	$I_{OUT} = 0\text{mA}$ , Duty = 100%, Cycle = 1 us at $V_{CC} = 5.5V$ $I_{OUT} = 0\text{mA}$ , Duty = 100%, Cycle = 150 ns at $V_{CC} = 5.5V$	$I_{CC3}$	--	60 <sup>2</sup>	mA
			--	200 <sup>2</sup>	
Input Voltage  $\overline{RES\_PIN}$		$V_{IL}$		0.8	V
		$V_{IH}$	2.2		V
		$V_H$	$V_{CC} - 0.5$		V
Output Voltage	Data Lines – $V_{CC} = \text{Min}$ , $I_{ol} = 2.1\text{mA}$ RDYZ/BSY_Lines – $V_{CC} \text{ Min}$ , $I_{ol} = 12\text{mA}$ Data Lines – $V_{CC} = \text{Min}$ , $I_{oh} = -400\mu\text{A}$ RDYZ/BSY_Lines – $V_{CC} \text{ Min}$ , $I_{oh} = -12\text{mA}$	$V_{OL}$	--	0.4	V
		$V_{OL}$		0.4	V
		$V_{OH}$	2.4	--	V
		$V_{OH}$	3.15	--	V

- $I_{IL}$  on  $\overline{RES}$  = 800  $\mu\text{A}$  MAX.
- One CE Active.

TABLE 6. 79C0832 AC ELECTRICAL CHARACTERISTICS FOR READ OPERATION <sup>1</sup>  
 ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55$  TO  $+125^\circ\text{C}$ )

PARAMETER	SYMBOL	MIN	MAX	UNIT
Address Access Time $\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$ -150 -200	$t_{ACC}$	-- --	150 200	ns
Chip Enable Access Time $\overline{OE} = V_{IL}, \overline{WE} = V_{IH}$ -150 -200	$t_{CE}$	-- --	150 200	ns
Output Enable Access Time $\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$ -150 -200	$t_{OE}$	0 0	75 125	ns
Output Hold to Address Change $\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$ -150 -200	$t_{OH}$	0 0	-- --	ns
Output Disable to High-Z <sup>2</sup> $\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$ -150 -200	$t_{DF}$	0 0	50 60	ns
$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$ -150 -200	$t_{DFR}$	0 0	350 450	ns
RES to Output Delay $\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$ <sup>3</sup> -150 -200	$T_{RR}$	0 0	450 650	ns

1. Test conditions: input pulse levels = 0.4V to 2.4V; input rise and fall times  $\leq 20$  ns; output load = 1 TTL gate + 100 pF (including scope and jig); reference levels for measuring timing = 0.8 V/1.8 V.
2.  $t_{DF}$  and  $t_{DFR}$  are defined as the time at which the output becomes an open circuit and data is no longer driven.
3. Guaranteed by design.

TABLE 7. 79C0832 AC ELECTRICAL CHARACTERISTICS FOR WRITE OPERATION  
 ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55$  TO  $+125^\circ\text{C}$ )

PARAMETER	SYMBOL	MIN <sup>1</sup>	MAX	UNITS
Address Setup Time -150 -200	$t_{AS}$	0 0	-- --	ns
Chip Enable to Write Setup Time ( $\overline{WE}$ controlled) -150 -200	$t_{CS}$	0 0	-- --	ns

TABLE 7. 79C0832 AC ELECTRICAL CHARACTERISTICS FOR WRITE OPERATION

 $(V_{CC} = 5V \pm 10\%, T_A = -55 \text{ TO } +125^\circ\text{C})$ 

PARAMETER	SYMBOL	MIN <sup>1</sup>	MAX	UNITS
Write Pulse Width CE controlled	$t_{CW}$	250	--	ns
-150		350	--	
-200				
WE controlled	$t_{WP}$	250	--	ns
-150		350	--	
-200				
Address Hold Time	$t_{AH}$	150	--	ns
-150		200	--	
-200				
Data Setup Time	$t_{DS}$	120	--	ns
-150		200	--	
-200				
Data Hold Time	$t_{DH}$	10	--	ns
-150		20	--	
-200				
Chip Enable Hold Time ( $\overline{WE}$ controlled)	$t_{CH}$	0	--	ns
-150		0	--	
-200				
Write Enable to Write Setup Time ( $\overline{CE}$ controlled)	$t_{WS}$	0	--	ns
-150		0	--	
-200				
Write Enable Hold Time ( $\overline{CE}$ controlled)	$t_{WH}$	0	--	ns
-150		0	--	
-200				
Output Enable to Write Setup Time	$t_{OES}$	0	--	ns
-150		0	--	
-200				
Output Enable Hold Time	$t_{OEH}$	0	--	ns
-150		0	--	
-200				
Write Cycle Time <sup>2</sup>	$t_{WC}$	--	10	ms
-150		--	20	
-200				
Data Latch Time	$t_{DL}$	300	--	ns
-150		400	--	
-200				
Byte Load Window	$t_{BL}$	100	--	$\mu\text{s}$
-150		200	--	
-200				
Byte Load Cycle	$t_{BLC}$	0.55	30	$\mu\text{s}$
-150		0.95	50	
-200				

TABLE 7. 79C0832 AC ELECTRICAL CHARACTERISTICS FOR WRITE OPERATION  
( $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55$  TO  $+125^\circ\text{C}$ )

PARAMETER	SYMBOL	MIN <sup>1</sup>	MAX	UNITS
Time to Device Busy -150 -200	$t_{DB}$	120 170	-- --	ns
Write Start Time <sup>3</sup> -150 -200	$t_{DW}$	150 250	-- --	ns
RES to Write Setup Time -150 -200	$t_{RP}$	100 200	-- --	$\mu\text{s}$
$V_{CC}$ to RES Setup Time <sup>4</sup> -150 -200	$t_{RES}$	1 3	-- --	$\mu\text{s}$

1. Use this device in a longer cycle than this value.
2.  $t_{WC}$  must be longer than this value unless polling techniques or RDY/BUSY are used. This device automatically completes the internal write operation within this value.
3. Next read or write operation can be initiated after  $t_{DW}$  if polling techniques or RDY/BUSY are used.
4. Guaranteed by desgin.

TABLE 8. 79C0832 MODE SELECTION <sup>1, 2</sup>

PARAMETER	$\overline{CE}^3$	$\overline{OE}$	$\overline{WE}$	I/O	$\overline{RES}$	RDY/ $\overline{BUSY}$
Read	$V_{IL}$	$V_{IL}$	$V_{IH}$	$D_{OUT}$	$V_H$	High-Z
Standby	$V_{IH}$	X	X	High-Z	X	High-Z
Write	$V_{IL}$	$V_{IH}$	$V_{IL}$	$D_{IN}$	$V_H$	High-Z --> $V_{OL}$
Deselect	$V_{IL}$	$V_{IH}$	$V_{IH}$	High-Z	$V_H$	High-Z
Write Inhibit	X	X	$V_{IH}$	--	X	--
	X	$V_{IL}$	X	--	X	--
Data Polling	$V_{IL}$	$V_{IL}$	$V_{IH}$	Data Out (I/O7)	$V_H$	$V_{OL}$
Program	X	X	X	High-Z	$V_{IL}$	High-Z

1. X = Don't care.
2. Refer to the recommended DC operating conditions.
3. For  $\overline{CE}_{1-4}$  only one  $\overline{CE}$  can be used ("on") at a time.

FIGURE 1. READ TIMING WAVEFORM




FIGURE 2. BYTE WRITE TIMING WAVEFORM (1) ( $\overline{WE}$  CONTROLLED)




FIGURE 3. BYTE WRITE TIMING WAVEFORM (2) ( $\overline{CE}$  CONTROLLED)




FIGURE 4. PAGE WRITE TIMING WAVEFORM (1) ( $\overline{WE}$  CONTROLLED)






FIGURE 5. PAGE WRITE TIMING WAVEFORM (2) ( $\overline{CE}$  CONTROLLED)




FIGURE 6. DATA POLLING TIMING WAVEFORM




FIGURE 7. SOFTWARE DATA PROTECTION TIMING WAVEFORM (1) (IN PROTECTION MODE)





FIGURE 8. SOFTWARE DATA PROTECTION WAVEFORM (2) (IN NON-PROTECTION MODE)



## EEPROM APPLICATION NOTES

This application note describes the programming procedures for the EEPROM modules and with details of various techniques to preserve data protection.

### Automatic Page Write

Page-mode write feature allows 1 to 128 bytes of data to be written into the EEPROM in a single write cycle, and allows the undefined data within 128 bytes to be written corresponding to the undefined address (A0 to A6). Loading the first byte of data, the data load window opens 30µs for the second byte. In the same manner each additional byte of data can be loaded within 30µs. In case CE and WE are kept high for 100µs after data input, EEPROM enters erase and write mode automatically and only the input data are written into the EEPROM.

### WE, CE Pin Operation

During a write cycle, addresses are latched by the falling edge of WE or CE, and data is latched by the rising edge of WE or CE.

## $\overline{\text{Data Polling}}$


Data Polling function allows the status of the EEPROM to be determined. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data to be loaded outputs from I/O 7 to indicate that the EEPROM is performing a write operation.

## $\text{RDY}/\overline{\text{Busy}}$ Signal

$\text{RDY}/\overline{\text{Busy}}$  signal also allows a comparison operation to determine the status of the EEPROM. The  $\text{RDY}/\overline{\text{Busy}}$  signal has high impedance except in write cycle and is lowered to  $V_{OL}$  after the first write signal. At the end of a write cycle, the  $\text{RDY}/\overline{\text{Busy}}$  signal changes state to high impedance.

## $\overline{\text{RES}}$ Signal

When  $\overline{\text{RES}}$  is LOW, the EEPROM cannot be read and programmed. Therefore, data can be protected by keeping  $\overline{\text{RES}}$  low when  $V_{CC}$  is switched.  $\overline{\text{RES}}$  should be high during read and programming because it doesn't provide a latch function.




## Data Protection

To protect the data during operation and power on/off, the EEPROM has the internal functions described below.


1. Data Protection against Noise of Control Pins ( $\overline{\text{CE}}$ ,  $\overline{\text{OE}}$ ,  $\overline{\text{WE}}$ ) during Operation.

During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to programming mode by mistake. To prevent this phenomenon, the EEPROM has a noise cancellation function that cuts noise if its width is 20ns or less in programming mode. Be careful not to allow noise of a width of more than 20ns on the control pins.




## 2. Data Protection at $V_{CC}$ on/off

When  $V_{CC}$  is turned on or off, noise on the control pins generated by external circuits, such as CPUs, may turn the EEPROM to programming mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in unprogrammable state during  $V_{CC}$  on/off by using a CPU reset signal to  $\overline{RES}$  pin.




$\overline{RES}$  should be kept at  $V_{SS}$  level when  $V_{CC}$  is turned on or off. The EEPROM breaks off programming operation when  $\overline{RES}$  become low, programming operation doesn't finish correctly in case that  $\overline{RES}$  falls low during programming operation.  $\overline{RES}$  should be kept high for 10 ms after the last data input.





## 3. Software Data Protection

The software data protection function is to prevent unintentional programming caused by noise generated by external circuits. In software data protection mode, 3 bytes of data must be input before write data as follows. These bytes can switch the non-protection mode to the protection mode.



Software data protection mode can be canceled by inputting the following 6 bytes. Then, the EEPROM turns to the non-protection mode and can write data normally. However, when the data is input in the canceling cycle, the data cannot be written.





96-PIN RAD-PAK® QUAD FLAT PACKAGE

SYMBOL	DIMENSION		
	MIN	NOM	MAX
A	.184	.200	.216
b	.010	.012	.013
c	---	.009	.012
D	1.408	1.420	1.432
D1	1.162		
e	.050		
S1	.129		
F1	1.175	1.180	1.185
L	---	2.528	2.543
L1	2.485	2.500	2.505
L2	---	1.700	
A1	.152	.165	.178
N	96		

Q96-01

Note: All dimensions in inches

## Important Notice:

These data sheets are created using the chip manufacturers published specifications. Maxwell Technologies verifies functionality by testing key parameters either by 100% testing, sample testing or characterization.

The specifications presented within these data sheets represent the latest and most accurate information available to date. However, these specifications are subject to change without notice and Maxwell Technologies assumes no responsibility for the use of this information.

Maxwell Technologies' products are not authorized for use as critical components in life support devices or systems without express written approval from Maxwell Technologies.

Any claim against Maxwell Technologies must be made within 90 days from the date of shipment from Maxwell Technologies. Maxwell Technologies' liability shall be limited to replacement of defective parts.

## Product Ordering Options

