



Z86E47 OTP ROM

CMOS Z8® 8-BIT MICROCONTROLLER

GENERAL DESCRIPTION

The Z86E47 Digital Television Controller (DTC) introduce a new level of sophistication to single-chip architecture. The Z86E47 is a member of the Z8 single-chip microcontroller family with 16 Kbytes of OTP (One-Time-Programmable) ROM and 236 bytes of RAM. The device is housed in a 64-pin DIP package, and is CMOS compatible. The part features ROMs for program storage and character generation. The Z86E47 microcontroller may be used in prototyping, low volume applications or where code development is required. Zilog's DTC offers fast execution, efficient use of memory, sophisticated interrupts, input/output bit manipulation capabilities, and easy hardware/software system expansion along with low cost and low power consumption. The device provides an ideal performance and reliability solution for consumer and industrial television applications.

The Z86E47 architecture utilizes Zilog's advanced Superintegration™ design methodology. The device has an 8-bit internal data path controlled by a Z8 microcontroller, On-Screen Display (OSD) logic circuits/Pulse Width Modulators (PWM). On-chip peripherals include five register/memory mapped I/O ports (Ports 2, 3, 4, 5, and 6), Interrupt control logic (1 software, 2 external and 3 internal interrupts) and a standby mode recovery input port (Port 3, pin P30).

The OSD control circuits support eight rows by 20 columns for 128 kinds of characters. The character color is specified by row. One of the eight rows is assigned to show two kinds of colors for bar type displays such as volume control. The OSD is capable of displaying high resolution (11x15 dot pattern) characters.

A 14-bit PWM port provides enough voltage resolution for a voltage synthesizer tuning system. Seven 6-bit PWM ports are used for controlling audio signal level. Five 8-bit PWM ports are used to vary picture levels.

DTC applications demand powerful I/O capabilities. The Z86E47 fulfills this with 35 I/O pins dedicated to input and output. These lines are grouped into five ports, and are configurable under software control to provide timing, status signals, parallel I/O and an address/data bus for interfacing to external memory.

There are three basic address spaces available to support this wide range of configurations: Program Memory, Register File and Data Memory. The Data Memory address space contains a number of control registers for the PWMs, OSD, and I/O Ports 4, 5, and 6. Specifically, there are 13 PWM and eight OSD control registers mapped into the external memory address space. Three I/O registers for Ports 4, 5, and 6 reside in data memory space as well. The Register File is composed of 236 bytes of general purpose register, two I/O Port registers and 15 control and status registers.

To unburden the program from coping with the real-time problems such as counting/timing and data communication, the DTC's offer two on-chip counter/timers with a large number of user selectable modes (see block diagram).

Note: All Signals with a preceding front slash, "/", are active Low, e.g.: B//W (WORD is active Low); /B/W (BYTE is active Low, only).

DC-4157-01 (2-18-94)




PRODUCT RECOMMENDATIONS

Zilog recommends the following programming equipment for use with this one-time-programmable product.

Device	F Zilog Support Tool	Recommended Hardware		
Z86E4700ZDP	Z86E47 Programming Adapter	А		

Some non-Zilog programmers may have different programming waveforms, voltages and timings and not all programmers may meet the programming requirements of Zilog's one-time-programmable products.


If difficulty is encountered in programming a Zilog OTP product, please contact your local Zilog sales office.



Functional Block Diagram



PIN CONFIGURATION



Z86E47 OTP ROM Plastic DIP



ABSOLUTE MAXIMUM RATINGS

Stress greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameters	Min	Max	Units	Notes
V _{CC}	Power Supply Voltage †	-0.3	+7	V	
V	Input Voltage	-0.3	$V_{CC} + 0.3$	V	
V,	Input Voltage	-0.3	$V_{CC}^{CC} + 0.3$	V	[1]
V _o	Output Voltage	-0.3	$V_{CC}^{CC} + 8.0$	V	[2]
I _{OH}	Output Current High		⁻ 10	mA	1 pin
I _{OH}	Output Current High		-100	mA	all total
I _{OL}	Output Current Low		20	mA	1 pin
I _{OL}	Output Current Low		40	mA	[3] (1 pin)
1	Output Current Low,all total		200	mA	
T _A	Operating Temperature	††			
T _{STG}	Storage Temperature	- 65	+150	С	


Notes:

- [1] Port 2 open-drain
- [2] PWM open-drain outputs
- [3] Port 5

- † Voltage on all pins with respect to GND.
- †† See Ordering Information

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (see Test Load Diagram).



Test Load Diagram

CAPACITANCE

 $\rm T_A = 25^{\circ}C, \ V_{CC} = GND = 0 \ V, \ Freq = 1.0 \ MHz, \ unmeasured pins to GND.$

Parameter	Max	Units
Input capacitance	10	рF
Output capacitance	20	рF
I/O capacitance	25	рF
AFC _{IN} input capacitance	10	pF



DC CHARACTERISTICS $T_A = 0^{\circ}C$ to $+70^{\circ}C$; $V_{CC} = +4.5$ V to +5.5 V; $F_{OSC} = 4$ MHz


Symbo	I Parameter	T _A =0°C Min	to +70°C Max	Typical @ 25°C	Units	Conditions
V _{IL} V _{ILC} V _{IH} V _{IHC}	Input Voltage Low Input XTAL/Osc In Low Input Voltage High Input XTAL/Osc in High	0 0.7 V _{cc} 0.8 V _{cc}	$\begin{array}{c} 0.2\mathrm{V_{cc}} \\ 0.07\mathrm{V_{cc}} \\ \mathrm{V_{cc}} \\ \mathrm{V_{cc}} \end{array}$	1.48 0.98 3.0 3.2	V V V	External Clock Generator Driven External Clock Generator Driven
V _{HY} V _{PU} V _{OL}	Schmitt Hysteresis Maximum Pull-up Voltage Output Voltage Low	0.1 V _{cc}	12 0.4 0.4	0.8 0.16 0.19	V V V	[2] I _{OL} =1.00 mA I _{OL} =3.2 mA, [1]
V ₀₀₋₀₁ V ₀₁₋₁₁	AFC Level 01 In AFC Level 11 In	0.5 V _{cc}	0.4 1.5 0.45 V _{cc} 0.75 V _{cc}	0.19 1.00 1.9 3.12	V V V	I _{OL} =0.75 mA [2] I _{OL} =10 mA [1]
V _{OH} I _{IR} I _{IL} I _{OL}	Output Voltage High Reset Input Current Input Leakage Tri-State Leakage	V _{cc} -0.4 -3.0 -3.0	-80 3.0 3.0	4.75 -46 0.01 0.02	V μΑ μΑ μΑ	$I_{OH} = -0.75 \text{ mA}$ $V_{RL} = 0 \text{ V}$ 0 V,V_{CC} 0 V,V_{CC}
 CC CC1 CC2	Supply Current		35 6 10	22 3.2 0	mA mA μA	All inputs at rail All inputs at rail All inputs at rail [3]

Notes:


- [1] Port 5
- [2] PWM Open-Drain
- [3] XTAL1 Disconnected

AC CHARACTERISTICS

Timing Diagrams




External Clock




Counter Timer






Interrupt Request



Power On Reset





AC CHARACTERISTICS T_A=0° C to +70° C; V_{cc} =+4.5 V to +5.5 V; F_{osc} =4 MHz,

1 TpC Input clock period 250 1000 ns 2 TrC,TfC Clock input raise and fall 15 ns 3 TwC Input clock width 125 ns 4 TwTinL Timer input low width 70 ns 5 TwTinH Timer input high width 3 TpC 6 TpTin Timer input raise and fall 100 ns 8A TwIL Int req input low 70 ns 8B TwIL 3 TpC 9 TwIH Int request input high 3 TpC 10 TdPOR Power On Reset delay 25 100 ms 11 TdLVIRES Low voltage detect to Inlaternal RESET condition 12 TwRES Reset minimum width 5 TpC 13 TdHsOl Hsync start to Vosc stop 2 TpV 3 TpV 14 TdHsOh Hsync end to Vosc start 1 TpV 15 TdWDT WDT Refresh Time	No	Symbol	Parameter	Min	Max	Unit
TwC Input clock width 125 ns Input clock width 70 ns TwTinL Timer input low width 70 ns TwTinH Timer input high width 3 TpC Input period 8 TpC Input raise and fall 100 ns Internal req input low 70 ns TwIL Int request input high 3 TpC Internal RESET condition TwRES Reset minimum width 5 TpC Internal RESET cond to Vosc stop 1 Tolks Internal Reset to Vosc start 1 TpV	1	ТрС	Input clock period	250	1000	ns
4 TwTinL Timer input low width 70 ns 5 TwTinH Timer input high width 3 TpC 6 TpTin Timer input period 8 TpC 7 TrTin,TfTin Timer input raise and fall 100 ns 8A TwIL Int req input low 70 ns 8B TwIL 3 TpC 9 TwIH Int request input high 3 TpC 10 TdPOR Power On Reset delay 25 100 ms 11 TdLVIRES Low voltage detect to Inlaternal RESET condition 12 TwRES Reset minimum width 5 TpC 13 TdHsOl Hsync start to Vosc stop 2 TpV 3 TpV 14 TdHsOh Hsync end to Vosc start 1 TpV	2	TrC,TfC	Clock input raise and fall		15	ns
5 TwTinH Timer input high width 3 TpC 6 TpTin Timer input period 8 TpC 7 TrTin,TfTin Timer input raise and fall 100 ns 8A TwIL Int req input low 70 ns 8B TwIL 3 TpC 9 TwIH Int request input high 3 TpC 10 TdPOR Power On Reset delay 25 100 ms 11 TdLVIRES Low voltage detect to In- Internal RESET condition ns 12 TwRES Reset minimum width 5 TpC 13 TdHsOl Hsync start to Vosc stop 2 TpV 3 TpV 14 TdHsOh Hsync end to Vosc start 1 TpV	3	TwC	Input clock width	125		ns
6 TpTin Timer input period 8 TpC 7 TrTin,TfTin Timer input raise and fall 100 ns 8A TwlL Int req input low 70 ns 8B TwlL 3 TpC 9 TwlH Int request input high 3 TpC 10 TdPOR Power On Reset delay 25 100 ms 11 TdLVIRES Low voltage detect to InInternal RESET condition 12 TwRES Reset minimum width 5 TpC 13 TdHsOl Hsync start to Vosc stop 2 TpV 3 TpV 14 TdHsOh Hsync end to Vosc start 1 TpV	4	TwTinL	Timer input low width	70		ns
7 TrTin,TfTin Timer input raise and fall 100 ns 100	5	TwTinH	Timer input high width	3 TpC		
8A TwlL Int req input low 70 ns 8B TwlL 3 TpC 9 TwlH Int request input high 3 TpC 10 TdPOR Power On Reset delay 25 100 ms 11 TdLVIRES Low voltage detect to In- Internal RESET condition 12 TwRES Reset minimum width 5 TpC 13 TdHsOl Hsync start to Vosc stop 2 TpV 3 TpV 14 TdHsOh Hsync end to Vosc start 1 TpV	6	TpTin	Timer input period	8 TpC		
8B TwlL 3 TpC 9 TwlH Int request input high 3 TpC 10 TdPOR Power On Reset delay 25 100 ms 11 TdLVIRES Low voltage detect to In- Internal RESET condition 12 TwRES Reset minimum width 5 TpC 13 TdHsOl Hsync start to Vosc stop 2 TpV 3 TpV 14 TdHsOh Hsync end to Vosc start 1 TpV	7	TrTin,TfTin	Timer input raise and fall		100	ns
9 TwlH Int request input high 3 TpC 10 TdPOR Power On Reset delay 25 100 ms 11 TdLVIRES Low voltage detect to In- Internal RESET condition 12 TwRES Reset minimum width 5 TpC 13 TdHsOl Hsync start to Vosc stop 2 TpV 3 TpV 14 TdHsOh Hsync end to Vosc start 1 TpV	8A	TwIL	Int req input low	70		ns
10TdPOR 11Power On Reset delay Low voltage detect to In- Internal RESET condition25100ms12TwRES 13Reset minimum width Hsync start to Vosc stop 145 TpC 2 TpV3 TpV 1 TpV	8B	TwIL		3 ТрС		
11 TdLVIRES Low voltage detect to In- Internal RESET condition 12 TwRES Reset minimum width 5 TpC 13 TdHsOl Hsync start to Vosc stop 2 TpV 3 TpV 14 TdHsOh Hsync end to Vosc start 1 TpV	9	TwlH	Int request input high	3 TpC		
Internal RESET condition 12 TwRES Reset minimum width 5 TpC 13 TdHsOl Hsync start to Vosc stop 2 TpV 3 TpV 14 TdHsOh Hsync end to Vosc start 1 TpV	10	TdPOR	Power On Reset delay	25	100	ms
12 TwRES Reset minimum width 5 TpC 13 TdHsOl Hsync start to Vosc stop 2 TpV 3 TpV 14 TdHsOh Hsync end to Vosc start 1 TpV	11	TdLVIRES	9	200		ns
13 TdHsOI Hsync start to Vosc stop 2 TpV 3 TpV 14 TdHsOh Hsync end to Vosc start 1 TpV			Internal RESET condition			
14 TdHsOh Hsync end to Vosc start 1 TpV	12	TwRES	Reset minimum width	5 TpC		
	13	TdHsOI	Hsync start to Vosc stop	2 TpV	3 ТрV	
15 TdWDT WDT Refresh Time 12 ms	14	TdHsOh	Hsync end to Vosc start		1 TpV	
TO TOWN WELL THE STATE OF THE S	15	TdWDT	WDT Refresh Time		12	ms

[1] Refer to DC Characteristics for details on switching levels.

^{*} Units in nanoseconds



Pre-Characterization Product:

The product represented by this CPS is newly introduced and Zilog has not completed the full characterization of the product. The CPS states what Zilog knows about this product at this time, but additional features or non-conformance with some aspects of the CPS may be found,

either by Zilog or its customers in the course of further application and characterization work. In addition, Zilog cautions that delivery may be uncertain at times, due to start-up yield issues.

© 1993 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of merchantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056