


## FSK DEMODULATOR/TONE DECODER


### GENERAL DESCRIPTION

The NJM2211 is a monolithic phase-locked loop (PLL) system especially designed for data communications. It is particularly well suited for FSK modem applications, and operates over a wide frequency range of 0.01Hz to 300kHz. It can accommodate analog signals between 2mV and 3V, and can interface with conventional DTL, TTL and ECL logic families. The circuit consists of a basic PLL for tracking an input signal frequency within the passband, a quadrature phase detector which provides carrier detection, and an FSK voltage comparator which provides FSK demodulation. External components are used to independently set carrier frequency, bandwidth, and output delay.

### PACKAGE OUTLINE



NJM2211 D



NJM2211 M


### FEATURES

- Wide Operating Voltage (4.5V to 20V)
- Wide frequency range (0.01Hz to 300 kHz)
- DTL/TTL/ECL logic compatibility
- FSK demodulation with carrier-detector
- Wide dynamic range (2mV to 3V<sub>rms</sub>)
- Adjustable tracking range ( $\pm 1\%$  to  $\pm 80\%$ )
- Excellent temperature stability (20ppm/ $^{\circ}$ C typical)
- Package Outline DIP14, DMP14
- Bipolar Technology

### APPLICATIONS


- FSK demodulation
- Data synchronization
- Tone decoding
- FM detection
- Carrier detection

### PIN CONFIGURATION



NJM2211D  
NJM2211M

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	20	V
Input Signal Level	V <sub>IN</sub>	3	V <sub>rms</sub>
Power Dissipation	P <sub>D</sub>	(DIP14) 700	mW
		(DMP14) 300	mW
Operating Temperature Range	T <sub>opr</sub>	-40 ~ +85	°C
Storage Temperature Range	T <sub>stg</sub>	-40 ~ +125	°C

4

## ■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=+12V, T<sub>a</sub>=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Voltage	V <sup>+</sup>		4.5	—	20	V
Operating Current	I <sub>CC</sub>	R <sub>0</sub> ≥10kΩ	—	5	11	mA
Oscillator						
Frequency Accuracy	Δf <sub>0</sub>		—	±1.0	—	%
Frequency Stability Temp. Coefficient	Δf <sub>0</sub> /ΔT	R <sub>1</sub> =∞	—	±20	—	ppm/°C
Power Supply Rejection	PSRR	V <sup>+</sup> =12±1V V <sup>+</sup> =5±0.5V	—	±0.05 ±0.2	±1.5	%/V %/V
Upper Frequency Limit	f <sub>0 MAX</sub>	R <sub>0</sub> =8.2kΩ, C <sub>0</sub> =400pF	—	300	—	kHz
Lowest Operating Frequency	f <sub>0 MIN</sub>	R <sub>0</sub> =2MΩ, C <sub>0</sub> =50μF	—	0.01	—	Hz
Timing Resistor						
Timing Resistor	R <sub>0</sub>	Operating Range	5	—	2000	kΩ
		Recommended Range	15	—	100	kΩ
Loop Phase Detector						
Peak Output Current	I <sub>0</sub>	Meas. at pin 11	±100	±200	±300	μA
Output Offset Current	I <sub>OS</sub>		—	±2.0	—	μA
Output Impedance	Z <sub>0</sub>		—	1.0	—	MΩ
Maximum Voltage Swing	V <sub>OM</sub>	Ref. to pin 10	±4.0	±5.0	—	V
Quadrature Phase Detector						
Peak Output Current	I <sub>0</sub>	Meas. at Pin 3	—	150	—	μA
Output Impedance			—	1.0	—	MΩ
Maximum Voltage Swing			—	11	—	V <sub>D-P</sub>
Input Preamp						
Input Impedance	R <sub>IN</sub>	Meas. at Pin 2	—	20	—	kΩ
Input Signal Voltage Required to Cause Limiting	V <sub>IN</sub>		—	2	—	mV <sub>rms</sub>


### Voltage Comparator

Input Impedance	$R_{IN}$	Measure at Pin 3 & 8	—	2	—	M $\Omega$
Input Bias Current	$I_B$		—	100	—	nA
Voltage Gain	$G_V$	$R_L=5.1k\Omega$	—	70	—	dB
Output Voltage Low	$V_{SAT}$	5, 6, 7PIN $I_C=3mA$	—	0.3	1.0	V
Output Leakage Current	$I_{LEAK}$	$V_O=12V$	—	0.01	11	$\mu A$

### Internal Reference

Output Voltage	$V_{REF}$	Measure at Pin 10	4.75	5.30	5.85	V
Output Impedance	$Z_O$		—	100	—	$\Omega$

### ■ EQUIVALENT CIRCUIT



## ■ CIRCUIT FUNCTION

### ● Singal Input (Pin 2)

The input signal is AC coupled to this terminal. The internal impedance at pin 2 is 20kΩ. Recommended input signal levels in the range of 10mV<sub>rms</sub> to 3V<sub>rms</sub>.

### ● Quadrature Phase Detector Output (Pin 3)

This is the high-impedance output of the quadrature phase detector, and is internally connected to the input of lock-detect voltage comparator. In tone detection applications, pin 3 is connected to ground through a parallel combination of R<sub>D</sub> and C<sub>D</sub> (see Figure 1) to eliminate chatter at the lock-detect outputs. If this tone-detect section is not used, pin 3 can be left open circuited.

### ● Lock-Detect Output, Q (Pin 5)

The output at pin 5 is at a "high" state when the PLL is out of lock and goes to a "low" or conducting state when the PLL is locked. It is an open collector type output and required a pull-up resistor, R<sub>L</sub>, to V<sup>+</sup> for proper operation. In the "low" state it can sink up to 5mA of load current.

### ● Lock-Detect Complement, Q̄ (Pin 6)

The output at pin 6 is the logic complement of the lock-detect output at pin 5. This output is also an open collector type stage which can sink 5mA of load current in the low or "on" state.

### ● FSK Data Output (Pin 7)

This output is an open collector logic stage which requires a pull-up resistor, R<sub>L</sub>, to V<sup>+</sup> for proper operation. It can sink 5mA of load current. When decoding FSK signals the FSK data output will switch to a "high" or off state for low input frequency, and will switch to a "low" or on state for high input frequency. If no input signal is present, the logic state at pin 7 is indeterminate.

### ● FSK Comparator Input (Pin 8)

This is the high-impedance input to the FSK voltage comparator. Normally, an FSK post-detection or data filter is connected between this terminal and the PLL phase-detector output (pin 11). This data filter is formed by R<sub>F</sub> and C<sub>F</sub> of Figure 1. The threshold voltage of the comparator is set by the internal reference voltage, V<sub>R</sub>, available at pin 10.

### ● Reference Voltage, V<sub>R</sub> (Pin 10)

This pin is internally biased at the reference voltage level, V<sub>R</sub>; V<sub>R</sub>=V/+2-650mV. The DC voltage level at this pin forms an internal reference for the voltage levels at pin 3, 8, 11, and 12. Pin 10 must be bypassed to ground with a 0.1μF capacitor.

### ● Loop Phase Detector Output (Pin 11)

This terminal provides a high impedance output for the loop phase-detector. The PLL loop filter is formed by R<sub>1</sub> and C<sub>1</sub> connected to pin 11 (see Figure 1). With no input signal, or with no phase error within the PLL, the DC level at pin 11 is very nearly equal to V<sub>REF</sub>. The peak voltage swing available at the phase detector output is equal to ±V<sub>REF</sub>.




Figure 1 FSK & Tone Detection

● **VCO Control Input (Pin 12)**

VCO free-running frequency is determined by external timing resistor, R<sub>0</sub>, connected from this terminal to ground. The VCO free-running frequency, f<sub>0</sub>, is given by:

$$f_0(\text{Hz}) = \frac{1}{R_0 C_0}$$

where C<sub>0</sub> is the timing capacitor across pins 13 and 14. For optimum temperature stability R<sub>0</sub> must be in the range of 10kΩ to 100kΩ (see Typical Electrical Characteristics).

This terminal is a low impedance point, and is internally biased at a DC level equal to V<sub>R</sub>. The maximum timing current drawn from pin 12 must be limited to ≤3mA for proper operation of the circuit.

● **VCO Timing Capacitor (Pins 13 and 14)**

VCO frequency is inversely proportional to the external timing capacitor, C<sub>0</sub>, connected across these terminals. C<sub>0</sub> must be non-polarized, and in the range of 200pF to 10μF.

● **VCO Frequency Adjustment**

VCO can be fine tuned by connecting a potentiometer, R<sub>X</sub>, in series with R<sub>0</sub> at pin 12 (see Figure 2)

● **VCO Free-Running Frequency, F<sub>0</sub>**

The NJM2211 does not have a separate VCO output terminal. Instead, the VCO outputs are internally connected to the phase-detector sections of the circuit. However, for setup or adjustment purposes, the VCO free-running frequency can be measured at pin 3 (with C<sub>D</sub> disconnected) with no input and also pin 2 shorted to pin 10.

■ **DESIGN EQUATIONS**

See Figure 1 for Definitions of Components.

1. VCO Center Frequency, f<sub>0</sub>:

$$f_0(\text{Hz}) = \frac{1}{R_0 C_0}$$

2. Internal Reference Voltage, V<sub>R</sub> (measured at pin 10):

$$V_R = \left( \frac{+V_S}{2} \right) - 650\text{mV}$$

3. Loop Lowpass Filter Time Constant, τ:

$$\tau = R_1 C_1$$

4. Loop Damping, ζ:

$$\zeta = \left( \sqrt{\frac{C_0}{C_1}} \right) \left( \frac{1}{4} \right)$$

5. Loop Tracking Bandwidth, ±Δf/f<sub>0</sub>:

$$\Delta f/f_0 = R_0/R_1$$

6. FSK Date Filter Time Constant, τ<sub>F</sub>:

$$\tau_F = R_F C_F$$

7. Loop Phase Detector Conversion Gain, K<sub>φ</sub>:

(K<sub>φ</sub> is the differential DC voltage across pins 10 and 11, per unit of phase error at phase-detector input):

$$K_\phi (\text{in volts per radian}) = \frac{(-2)(V_{REF})}{\pi}$$

8. VCO conversion Gain, K<sub>0</sub>, is the amount of change in VCO frequency per unit of DC voltage change at pin 11:


$$K_0 (\text{in Hertz per volt}) = \frac{-1}{C_0 R_1 V_{REF}}$$

9. Total Loop Gain K<sub>T</sub>:

$$K_T (\text{in radians per second per volt}) = 2\pi K_\phi K_0 = 4/C_0 R_1$$

10. Peak Phase-Detector Current, I<sub>A</sub>:

$$I_A (\text{mA}) = \frac{V_{REF}}{25}$$



## ■ APPLICATIONS

### FSK Decoding

Figure 2 shows the basic circuit connection for FSK decoding. With reference to Figures 1 and 2, the functions of external components are defined as follows: R<sub>0</sub> and C<sub>0</sub> set the PLL center frequency. R<sub>1</sub> sets the system bandwidth, and C<sub>1</sub> sets the loop filter time constant and the loop damping factor. C<sub>F</sub> and R<sub>F</sub> form a one pole post-detection filter for the FSK data output. The resistor R<sub>B</sub> (=510kΩ) from pin 7 to pin 8 introduces positive feedback across FSK comparator to facilitate rapid transition between output logic states.

Recommended component values for some of the most commonly used FSK bauds are given in Table 1.




Figure 2 FSK Decoding

Table 1. Recommended Value for FSK  
(Ref. Fig. 2)

FSK Band	Component Values
300 Band	C <sub>0</sub> =0.039µF C <sub>F</sub> =0.005µF
F <sub>1</sub> =1070Hz	C <sub>1</sub> =0.01µF R <sub>0</sub> =18kΩ
f <sub>2</sub> =1270Hz	R <sub>1</sub> =100kΩ
300 Band	C <sub>0</sub> =0.022µF C <sub>F</sub> =0.005µF
f <sub>1</sub> =2025Hz	C <sub>1</sub> =0.0047µF R <sub>0</sub> =18kΩ
f <sub>2</sub> =2225Hz	R <sub>1</sub> =200kΩ
1200 Band	C <sub>0</sub> =0.027µF C <sub>F</sub> =0.0022µF
f <sub>1</sub> =1200Hz	C <sub>1</sub> =0.01µF R <sub>0</sub> =18kΩ
f <sub>2</sub> =2200Hz	R <sub>1</sub> =30kΩ

### Design Instructions

The circuit of Figure 2 can be tailored for any FSK decoding application by the choice of five key circuit components; R<sub>0</sub>, R<sub>1</sub>, C<sub>0</sub>, C<sub>1</sub> and C<sub>F</sub>. For a given set of FSK mark and space frequencies, f<sub>1</sub> and f<sub>2</sub>, these parameters can be calculated as follows:

1. Calculate PLL center frequency, f<sub>0</sub>

$$f_0 = \frac{f_1 + f_2}{2}$$

2. Choose a value of timing resistor R<sub>0</sub> to be in the range of 10kΩ to 100kΩ. This choice is arbitrary. The recommended value is R<sub>0</sub>≅20kΩ. The final value of R<sub>0</sub> is normally fine-tuned with the series potentiometer, R<sub>X</sub>.

3. Calculate value of C<sub>0</sub> from Design Equation No. 1 or from Typical Performance Characteristics:  
C<sub>0</sub>=1/R<sub>0</sub>f<sub>0</sub>

4. Calculate R<sub>1</sub> to give a Δf equal to the mark-space deviation:  
R<sub>1</sub>=R<sub>0</sub>[f<sub>0</sub>/(f<sub>1</sub>-f<sub>2</sub>)]

5. Calculate C<sub>1</sub> to set loop damping. (See Design Equation No. 4.)  
Normally, ζ≅1/2 is recommended  
Then: C<sub>1</sub>=C<sub>0</sub>/4 for ζ=1/2

6. Calculate Data Filter Capacitance, C<sub>F</sub>:  
For R<sub>F</sub>=100kΩ, R<sub>B</sub>=510kΩ, the recommended value of C<sub>F</sub> is:  
C<sub>F</sub> (in µF) =  $\frac{3}{\text{Band Rate}}$

Note: All calculated component values except R<sub>0</sub> can be rounded off to the nearest standard value, and R<sub>0</sub> can be varied to fine-tune center frequency through a series potentiometer, R<sub>x</sub> (see Figure 2).

### Design Example

75 Band FSK demodulator with mark/space frequencies of 1110/1170Hz:

Step 1: Calculate f<sub>0</sub>:

$$f_0 = (1110 + 1170) / 2 = 1140 \text{ Hz}$$

Step 2: Choose R<sub>0</sub> = 20kΩ (18kΩ fixed resistor in series with 5kΩ potentiometer)

Step 3: Calculate C<sub>0</sub> from V<sub>CO</sub> Frequency vs. Timing Capacitor: C<sub>0</sub> = 0.044μF

Step 4: Calculate R<sub>1</sub>: R<sub>1</sub> = R<sub>0</sub>(1140/60) = 380kΩ

Step 5: Calculate C<sub>1</sub>: C<sub>1</sub> = C<sub>0</sub>/4 = 0.011μF

Note: All values except R<sub>0</sub> can be rounded off to nearest standard value.

### FSK Decoding With Carrier Detect

The lock-detect section of the NJM2211 can be used as a carrier detect option for FSK decoding. The recommended circuit connection for this application is shown in Figure 3. The open-collector lock-detect output, pin 6, is shorted to the data output (pin 7). Thus, the data output will be disabled at "low" state, until there is a carrier within the detection band of the PLL, and the pin 6 output goes "high" to enable the data output.

The Minimum value of the lock-detect filter capacitance C<sub>D</sub> is inversely proportional to the capture range, ±Δf<sub>c</sub>. This is the range of incoming frequencies over which the loop can acquire lock and is always less than the tracking range. It is further limited by C<sub>1</sub>. For most applications, Δf<sub>c</sub> < Δf/2. For R<sub>D</sub> = 470kΩ, the approximate minimum value of C<sub>D</sub> can be determined by:

$$C_D (\mu\text{F}) \geq 16 / \text{capture range in Hz}$$


With values of C<sub>D</sub> that are too small, chatter can be observed on the lock-detect output as an incoming signal frequency approaches the capture bandwidth. Excessively large values of C<sub>D</sub> will slow the response time of the lock-detect output.

### Tone Detection

Figure 4 shows the generalized circuit connection for tone detection. The logic outputs, Q and Q̄ at pins 5 and 6 are normally at "high" and "low" logic states, respectively. When a tone is present within the detection band of the PLL, the logic state at these outputs becomes reversed for the duration of the input tone. Each logic output can sink 5mA of load current.


Both logic outputs at pins 5 and 6 are open-collector type stages, and require external pull-up resistors R<sub>L1</sub> and R<sub>L2</sub> as shown in Figure 4.

With reference to Figure 1 and 4, the function of the external circuit components can be explained as follows: R<sub>0</sub> and C<sub>0</sub> set VCO center frequency, R<sub>1</sub> sets the detection bandwidth, C<sub>1</sub> sets the lowpass-loop filter time constant and the loop damping factor, and R<sub>L1</sub> and R<sub>L2</sub> are the respective pull-up resistors for the Q and Q̄ logic outputs.



(Data Output is "low" when no carrier is present)

**Figure 3. FSK Demodulation with Carrier Detect Capability**



**Figure 4. Tone Detection**



## Design Instructions

The circuit of Figure 4 can be optimized for any tone-detection application by the choice of five key circuit components:  $R_0$ ,  $R_1$ ,  $C_0$ ,  $C_1$ , and  $C_D$ . For a given input tone frequency,  $f_s$ , these parameters are calculated as follows:

1. Choose  $R_0$  to be in the range of  $15k\Omega$  to  $100k\Omega$ . This choice is arbitrary.
2. Calculate  $C_0$  to set center frequency,  $f_0$  equal to  $f_s$ :  $C_0 = 1/R_0 f_s$ .
3. Calculate  $R_1$  to set bandwidth  $\pm\Delta f$  (see Design Equation No. 5):  $R_1 = R_0 (f_s/\Delta f)$

Note: The total detection bandwidth covers the frequency range of  $f_0 = \Delta f$ .

4. Calculate value of  $C_1$  for a given loop damping factor:

$$C_1 = C_0 / 16\zeta^2$$

Normally  $\zeta \approx 1/2$  is optimum for most tone-detector applications, giving  $C_1 = 0.25 C_0$ .

Increasing  $C_1$  improves the out-of-band signal rejection, but increases the PLL capture time.

5. Calculate value of filter capacitor  $C_D$ . To avoid chatter at the logic output, with  $R_D = 470k\Omega$ ,  $C_D$  must be:

$$C_D (\mu F) \geq (16/\text{capture range in Hz})$$

Increasing  $C_D$  slows the logic output response time.

## Design Examples

Tone detector with a detection band of  $1kHz \pm 20Hz$ :

Step 1: Choose  $R_0 = 20k\Omega$  ( $18k\Omega$  in series with  $5k\Omega$  potentiometer).

Step 2: Choose  $C_0$  for  $f_0 = 1kHz$ :  $C_0 = 0.05\mu F$ .

Step 3: Calculate  $R_1$ :  $R_1 = (R_0) (1000/20) = 1M\Omega$ .

Step 4: Calculate  $C_1$ : for  $\zeta = 1/2$ ,  $C_1 = 0.25\mu F$ ,  $C_0 = 0.013\mu F$ .

Step 5: Calculate  $C_D$ :  $C_D = 16/38 = 0.42\mu F$ .

Step 6: Fine tune the center frequency with the  $5k\Omega$  potentiometer,  $R_X$ .

## Linear FM Detection

The NJM2211 can be used as a linear FM detector for a wide range of analog communications and telemetry applications. The recommended circuit connection for the application is shown in Figure 5. The demodulated output is taken from the loop phase detector output (Pin 11), through a post detection filter made up of  $R_F$  and  $C_F$ , and an external buffer amplifier. This buffer amplifier is necessary because of the high impedance output at pin 11. Normally, a non-inverting unity gain op amp can be used as a buffer amplifier, as shown in Figure 5.









Figure 5. Linear FM Detector

The FM detector gain, i.e., the output voltage change per unit of FM deviation, can be given as:

$$V_{OUT} = R_1 V_R / 100 R_0 \text{ Volts/\% deviation}$$

where  $V_R$  is the internal reference voltage. For the choice of external components  $R_1$ ,  $R_0$ ,  $C_D$ ,  $C_1$  and  $C_F$ , see the section on Design Equations.

■ TYPICAL CHARACTERISTICS



Curve	$R_o$
1	5 K
2	10 K
3	30 K
4	100 K
5	300 K

4

## MEMO

[CAUTION]

The specifications on this databook are only given for information, without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.