

OKI semiconductor

MSM66207/66P207

OKI ORIGINAL HIGH PERFORMANCE
CMOS SINGLE CHIP 8/16-BIT MICROCONTROLLER


GENERAL DESCRIPTION

The OKI MSM66207 is a new generation, high performance single chip microcontroller implemented in silicon gate complementary metal oxide semiconductor technology (CMOS). Integrated within this chip are 16-bit ALU, 32K bytes of mask program ROM, 1K bytes of data RAM, 48 I/O lines, built-in 16-bit timers, 10-bit A/D converter, serial I/O port, pulse width modulator (PWM), and oscillator. Also available is the MSM66P207, which replaces the on-chip program memory with one-time PROM.


FEATURES

- 8-Bit External Data Bus Interface
- 16-Bit Internal Architecture
- 64K address space for program memory (including 32K bytes on-chip ROM)
- 64K address space for data memory (including 1K bytes on-chip RAM)
- High speed execution
Minimum Cycle for Instruction:
400ns (10MHz)
- The Abundance of Powerful Instructions
 - 8/16 data transfer operation
 - 8/16 bit arithmetic operation
 - 16(8) bit x 16(8) bit → 32(16) bit
 - 32(16) bit x 16(8) bit → 32(16) bit
 - 16(8) bit ± 16(8) bit → 16(8) bit
 - 8/16 logic operation
 - Bit operation
 - ROM table access operation
- The same instruction allows both byte and word width operation according to Data Descriptor.
That is to say, the same algorithm and the same source program lines are applicable to byte and word width data manipulation with only changing Data Descriptor.
- Many Addressing Modes
- 8 Input lines 40 Input/Output lines
- Built-in 16 bit timer x 4
Each timer has the following 4 modes.
 - Auto reload timer mode
 - Clock output mode
 - Capture register mode
 - Real time output mode
- Serial Port x 1 ch.
(variable bit length, baud rate generators for transmitter & receiver)
 - Asynchronous normal mode
 - Asynchronous multi processor communication mode
 - Synchronous normal mode
 - Synchronous multi processor communication mode
- 16 bit Pulse Width Modulator x 2
- Transition Detector x 4
- 10 bit A/D converter (8 channel)
- 1 non-maskable interrupt, 16 maskable interrupts
- Stand-by Function
 - Software Clock stop
 - Software CPU stop
 - Hardware CPU stop
- 64 pin Shrink DIP/64 pin QFP/68 pin PLCC

PIN CONFIGURATION



FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION

Designation	Input/Output	Function
P0 ₀ – P0 ₇ / AD0 – AD7	I/O	<p>P0: 8-bit I/O port. Each bit can be assigned to input or output.</p> <p>AD: Outputs the lower 8 bits of program counter during external program memory fetch, and receives the addressed instruction under the control of $\overline{\text{PSEN}}$. Also outputs the address, Outputs or inputs data during an external data memory access instruction, under the control of $\overline{\text{ALE}}$, $\overline{\text{RD}}$, and $\overline{\text{WR}}$.</p>
P1 ₀ – P1 ₇ / A8 – A15	I/O	<p>P1: 8-bit I/O port. Each bit can be assigned to input or output.</p> <p>A: Outputs the upper 8 bits of program counter (PC₈₋₁₅) during external program memory fetch. Also outputs the upper 8 bits of address during an external data memory access instructions.</p>
P2 ₀ – P2 ₂ P2 ₃ /CLKOUT P2 ₄ /HOLD P2 ₅ /HLDA P2 ₆ /TxC P2 ₇ /RxC	I/O	<p>P2: 8-bit I/O port. Each bit can be assigned to input or output.</p> <p>CLKOUT: Clock output pin. Output frequency range is equal to or twice the system clock.</p> <p>HOLD: Input pin to request the CPU to enter the hardware power-down state.</p> <p>HLDA: HOLD ACKNOWLEDGE: the HLDA signal appears in response to the HOLD signal and indicates that the CPU has entered the power-down state.</p> <p>TxC: Transmitter clock input/output pin.</p> <p>RxC: Receiver clock input/output pin.</p>
P3 ₀ /TxD P3 ₁ /RxD P3 ₂ / $\overline{\text{INT0}}$ P3 ₃ / $\overline{\text{INT1}}$ P3 ₄ /TM0IO P3 ₅ /TM1IO P3 ₆ /TM2IO P3 ₇ /TM3IO	I/O	<p>P3: 8-bit I/O port. Each bit can be assigned to input or output.</p> <p>TxD: Transmitter data output pin.</p> <p>RxD: Receiver data input pin.</p> <p>$\overline{\text{INT}}$: Interrupt Request Input pin. Falling edge trigger or level trigger is selectable.</p> <p>TM0IO~TM3IO: One of the following signals is output or input.</p> <ul style="list-style-type: none"> ● clock twice the frequency range of the 16 bit timer overflow ● load trigger signal to the capture register input ● setting value output <p>Whether the signal is input or output depends on the mode.</p>

PIN DESCRIPTION (Continued)

Designation	Input/Output	Function
P4 ₀ /TM0CK	I/O	P4: 8-bit I/O port. Each bit can be assigned to input or output
P4 ₁ /TM1CK		TM0CK, TM1CK: Clock input pins of timer 0, timer 1.
P4 ₂ /PWM0		TRANS: Transition Detector. The input pins which sense the falling edge and set the flag.
P4 ₃ /PWM1 P4 ₄ – P4 ₇ / TRANS0 – TRANS3		PWM: Pulse Wide Modulator output pin.
P5 ₀ – P5 ₇ / AI0 – AI7	INPUT	P5: 8-bit input port. AI: Analog signal input pin for A/D converter.
RESOUT	OUTPUT	Output 'H' level when the CPU is in RESET cycle. Reset to 'L' level by program.
ALE	OUTPUT	Address Latch Enable: The timing pulse to latch the lower 8 bit of the address output from port 0 when the CPU accesses the external memory.
$\overline{\text{PSEN}}$	OUTPUT	Program Store Enable: The strobe pulse to fetch to external program memory.
$\overline{\text{RD}}$	OUTPUT	Output strobe activated during a bus read cycle. Used to enable data on to the bus from the external data memory.
$\overline{\text{WR}}$	OUTPUT	Output strobe during a bus write cycle. Used as write strobe to external data memory.
READY	INPUT	Used when the CPU accesses low speed peripherals.
$\overline{\text{EA}}$	INPUT	Normally set to 'H' level. If set to 'L' level, the CPU fetches the code from external program memory.
$\overline{\text{FLT}}$	INPUT	If $\overline{\text{FLT}}$ is 'H' level, ALE, $\overline{\text{WR}}$, $\overline{\text{RD}}$, $\overline{\text{PSEN}}$ are set 'H' level when reset. If $\overline{\text{FLT}}$ is set to 'L', ALE, $\overline{\text{WR}}$, $\overline{\text{RD}}$, $\overline{\text{PSEN}}$ are set to floating level when reset.
$\overline{\text{RES}}$	INPUT	RESET input pin.
OSC ₀ , $\overline{\text{OSC}}_1$		Oscillation circuit input and output.
$\overline{\text{NMI}}$	INPUT	Non maskable interrupt input pin (falling edge)
VREF	INPUT	Reference voltage input pin for A/D converter
AGND	INPUT	Ground for A/D converter
VDD		System power supply
GND		Ground

MSM66207/66P207 ELECTRICAL CHARACTERISTICS

First Edition Nov. 1990

■ Absolute Maximum Rating

Item	Symbol	Conditions	Rating	Unit
Power supply voltage	V_{DD}	$T_a = 25^\circ\text{C}$	-0.3 ~ 7.0	V
Input voltage	V_I		-0.3 ~ $V_{DD} + 0.3$	V
Output voltage	V_O		-0.3 ~ $V_{DD} + 0.3$	V
Analog reference voltage	V_R		-0.3 ~ $V_{DD} + 0.3$	V
Analog input voltage	V_{AI}		-0.3 ~ V_R	V
Power Dissipation	P_D	$T_a = 25^\circ\text{C}$, per package	400 MAX	mW
		$T_a = 25^\circ\text{C}$, per output	50 MAX	mW
Storage temperature	T_{STG}	—	-55 ~ +150	$^\circ\text{C}$

■ Operation Range

Item	Symbol	Conditions	Rating	Unit	
Power supply voltage	V_{DD}	$f_{(OSC)} \leq 10\text{MHz}$	4.5 ~ 5.5	V	
Memory sustaining voltage	V_{DDH}	$f_{(OSC)} = 0\text{ Hz}$	2 ~ 5.5	V	
Operating frequency	$f_{(OSC)}$	$V_{DD} = 5\text{V} \pm 10\%$	0 ~ 10	MHz	
Operating temperature	T_{op}	—	-40 ~ +85	$^\circ\text{C}$	
Fan out	N	MOS load	20		
		TTL load	P0	2	
			P1, P2, P3, P4	1	

DC Characteristics

($V_{DD} = 5V \pm 10\%$, $T_a = -40 \sim +85^\circ C$)

Item	Symbol	Conditions	MIN	TYP	MAX	Unit
"H" input voltage *1 *3 *6	V_{IH}	—	2.4		$V_{DD} + 0.3$	V
"H" input voltage *5 *7	V_{IH}	—	4.0		$V_{DD} + 0.3$	V
"H" input voltage *8	V_{IH}	—	4.2		$V_{DD} + 0.3$	V
"H" input voltage *2	V_{IH}	—	3.6		$V_{DD} + 0.3$	V
"L" input voltage*1 *2 *3 *6	V_{IL}	—	-0.3		0.8	V
"L" input voltage *5 *7	V_{IL}	—	-0.3		0.8	V
"L" input voltage *8	V_{IL}	—	-0.3		0.4	V
"H" output voltage *1 *4	V_{OH}	$I_O = -400\mu A$	4.2			V
"H" output voltage *2	V_{OH}	$I_O = -200\mu A$	4.2			V
"L" output voltage *1 *4	V_{OL}	$I_O = 3.2mA$			0.4	V
"L" output voltage *2	V_{OL}	$I_O = 1.6mA$			0.4	V
Input leakage current *3 *6 *7	I_{IH}/I_{IL}	$V_I = V_{DD}/0V$			1/-1	μA
Input current *5	I_{IH}/I_{IL}	$V_I = V_{DD}/0V$			1/-20	μA
Input current *8	I_{IH}/I_{IL}	$V_I = V_{DD}/0V$			10/-10	μA
"H" output current *1	I_{OH}	$V_O = 2.4V$	-2			mA
"H" output current *2	I_{OH}	$V_O = 2.4V$	-1			mA
"L" output current *1	I_{OL}	$V_O = 2.4V$	10			mA
"L" output current *2	I_{OL}	$V_O = 2.4V$	5			mA
Output leakage current *1 *2 *4	I_{LO}	$V_O = V_{DD}/0V$			± 2	μA
Input capacity	C_I	$f = 1MHz, T_a = 25^\circ C$		5		pF
Output capacity	C_O	$f = 1MHz, T_a = 25^\circ C$		7		pF
Current consumption (during STOP)	I_{DDs}	$V_{DD} = 2V, T_a = 25^\circ C$ **		0.2	10	μA
		**		1	100	μA
Current consumption (during HALT)	I_{DDH}	$f_{(OSC)} = 10MHz, \text{No Load}$		6	10	mA
Current consumption	I_{DD}	$f_{(OSC)} = 10MHz, \text{No Load}$		20	35	mA

*1 : Applied to P0

*2 : Applied to P1, P2, P3, and P4

*3 : Applied to P5

*4 : Applied to ALE, PSEN, RD, WR, and RESOUT

*5 : Applied to RES and NMI

*6 : Applied to READY and EA

*7 : Applied to FLT

*8 : Applied to OSCo

** : V_{DD} or $0V$ for ports serving as the input pin.no-load for any other

■ AC Characteristics

- External program memory control


($V_{DD} = 5V \pm 10\%$, $T_a = -40 \sim +85^\circ\text{C}$)

Item	Symbol	Conditions	MIN	TYP	MAX	Unit
Clock (OSC) Pulse	$t_{\phi W}$	—	50			nS
ALE pulse width	t_{AW}	CL = 50pF	$3t_{\phi W} - 20$			nS
$\overline{\text{PSEN}}$ pulse width	t_{PW}		$4t_{\phi W} - 20$			nS
$\overline{\text{PSEN}}$ pulse delay time	t_{PAD}		$t_{\phi W} - 20$		$t_{\phi W} + 20$	nS
Low address set time	t_{AAS}		$2t_{\phi W} - 35$		$2t_{\phi W} + 20$	nS
Low address hold time	t_{AAH}		$t_{\phi W} - 20$		$t_{\phi W} + 40$	nS
High address delay time	t_{AAD}		$t_{\phi W} - 20$		$t_{\phi W} + 40$	nS
High address hold time	t_{APH}		$t_{\phi W} - 20$		$t_{\phi W} + 40$	nS
Instruction set time	t_{IS}		100			nS
Instruction hold time	t_{IH}		0		$t_{\phi W} - 20$	nS

● External data memory control

($V_{DD} = 5V \pm 10\%$, $T_a = -40 \sim +85^\circ\text{C}$)

Item	Symbol	Conditions	MIN	TYP	MAX	Unit
Clock (OSC) pulse	$t_{\phi W}$	—	50			nS
ALE pulse width	t_{AW}	CL = 50pF	$3t_{\phi W} - 20$			nS
$\overline{\text{RD}}$ pulse width	t_{RW}		$4t_{\phi W} - 20$			nS
$\overline{\text{WR}}$ pulse width	t_{WW}		$4t_{\phi W} - 20$			nS
$\overline{\text{RD}}$ pulse delay time	t_{RAD}		$t_{\phi W} - 20$		$t_{\phi W} + 20$	nS
$\overline{\text{WR}}$ pulse delay time	t_{WAD}		$t_{\phi W} - 20$		$t_{\phi W} + 20$	nS
Low address set time	t_{AAS}		$2t_{\phi W} - 35$		$2t_{\phi W} + 20$	nS
Low address hold time	t_{AAH}		$t_{\phi W} - 20$		$t_{\phi W} + 40$	nS
High address delay time	t_{AAD}		$t_{\phi W} - 20$		$t_{\phi W} + 40$	nS
High address hold time	t_{ARH}		$t_{\phi W} - 20$		$t_{\phi W} + 40$	nS
High address hold time	t_{AWH}		$t_{\phi W} - 20$		$t_{\phi W} + 40$	nS
Memory data set time	t_{MS}		100			nS
Memory data hold time	t_{MH}		0		$t_{\phi W} - 20$	nS
Data delay time	t_{DD}		$t_{\phi W} - 20$		$t_{\phi W} + 40$	nS
Data hold time	t_{DH}		$t_{\phi W} - 20$		$t_{\phi W} + 40$	nS



- Serial Port Control

Master mode

($V_{DD} = 5V \pm 10\%$, $T_a = -40 \sim +85^\circ\text{C}$)


Item	Symbol	Conditions	MIN	TYP	MAX	Unit
Clock (OSC) pulse width	$t_{\phi W}$	—	50			nS
Serial clock pulse width	t_{SCKW}	—	$8t_{\phi W}$			nS
Data set time	t_{STMXS}	$C_L = 50\text{pF}$	$8t_{\phi W} + 40$			nS
Data hold time	t_{STMXH}		$6t_{\phi W} - 20$			nS
Input data set time	t_{SRMXS}		$2t_{\phi W} + 10$			nS
Input data hold time	t_{SRNXH}		50			nS

- Serial Port Control

Slave mode

($V_{DD} = 5V \pm 10\%$, $T_a = -40 \sim +85^\circ\text{C}$)

Item	Symbol	Conditions	MIN	TYP	MAX	Unit
Clock (OSC) pulse width	$t_{\phi W}$	—	50			nS
Serial clock pulse width	t_{SCKW}	—	$8t_{\phi W}$			nS
Data set time	t_{STSXS}	$C_L = 50\text{pF}$	$6t_{\phi W} + 40$			nS
Data hold time	t_{STSXH}		$6t_{\phi W} - 20$			nS
Input data set time	t_{SRSXS}		100			nS
Input data hold time	t_{SRSXH}		100			nS



■ A/D Converter Characteristics

- Operation range

Item	Symbol	Conditions	MIN	TYP	MAX	Unit
Power Supply voltage	V_{DD}	$f(\text{OSC}) \leq 10\text{MHz}$	4.5		5.5	V
Analog reference voltage	V_R	$V_{AG} = \text{GND} = 0\text{V}$	4.5		V_{DD}	V
Analog input voltage	V_{AI}		V_{AG}		V_R	V
Analog reference power voltage resistance	R_R			16		$\text{K}\Omega$
Operating temperature	T_{OP}	$V_{DD} = 5\text{V} \pm 10\%$	-40		+85	$^{\circ}\text{C}$

● A/D converter accuracy

Normal operation mode ($V_{DD} = 5V \pm 10\%$, $f(OSC) = 10MHz$, $T_a = -40 \sim +85^\circ C$)


Item	Symbol	Conditions	MIN		TYP		MAX		Unit
				*		*		*	
Resolution	n	See the recommended circuit $V_R = V_{DD}$ $V_{AG} = GND = 0V$ analog input source impedance $\leq 5k\Omega$ one channel conversion time $t_C = 64\mu S$					10	10	Bit
Absolute error	E_A						+3.0 -3.5	+2.0 -3.5	LSB
Relative error	E_R						± 1.5	± 1.0	LSB
Zero point error	E_Z			0	0		+3.0	+2.0	LSB
Full scale error	E_F			-0.5	-1.0		-3.5	-3.5	LSB
Differential linearity error	E_D						+3.0	+2.0	LSB
Crosstalk	E_C					± 0.5	± 0.5		LSB

HALT/HOLD operation mode ($V_{DD} = 5V \pm 10\%$, $f(OSC) = 10MHz$, $T_a = -40 \sim +85^\circ C$)


Item	Symbol	Conditions	MIN		TYP		MAX		Unit
				*		*		*	
Resolution	n	See the recommended circuit $V_R = V_{DD}$ $V_{AG} = GND = 0V$ analog input source impedance $\leq 5k\Omega$ one channel conversion time $t_C = 64\mu S$					10	10	Bit
Absolute error	E_A						+2.0 -3.5	+1.0 -2.0	LSB
Relative error	E_R						± 1.0	± 0.5	LSB
Zero point error	E_Z			+0.5	+0.5		+2.0	+1.0	LSB
Full scale error	E_F			-1.0	-1.5		-3.5	-2.0	LSB
Differential linearity error	E_D						+2.0	+1.0	LSB
Crosstalk	E_C					± 0.5	± 0.5		LSB

* $V_{DD} = 5V$, $T_a = 25^\circ C$

○ Recommended circuit



○ A/D Converter Conversion Characteristics ①



Conversion Characteristics Diagram ①

Absolute error (EA)

The absolute error indicates a difference between actual conversion and ideal conversion, excluding a quantizing error.

The absolute error of the A/D converter gets larger as it approaches the zero point or full scale. (Refer to Conversion Characteristics Diagram ①.)

Relative error (ER)


The relative error indicates a deviation from a line which connects the center point of the zero point conversion width with that of the full scale conversion width, excluding a quantizing error.

The relative error of this A/D converter is almost due to a differential linearity error.


Zero point error (Ez) and full scale error (EF)

The zero point error and full scale error indicate a difference between actual conversion and ideal conversion at the zero point and full scale, respectively. (Refer to Conversion Characteristics Diagram ①.)

○ **A/D converter conversion characteristics ② (temperature characteristics)**



Conversion Characteristics Diagram ②-1



Conversion Characteristics Diagram ②-2

Differential linearity error

The differential linearity error indicates a difference between the actual conversion width (actual step width) and ideal value (1LSB).

With this A/D converter, a voltage for actual conversion is shifted and the inclination of a voltage is changed, with changes of temperature (See Conversion Characteristics Diagram ②-1.) Specifications described in the foregoing tables are established from Eta shown in Conversion Characteristics Diagram ②-1. Conversion Characteristics Diagram ②-2 shows temperature characteristics of differential linearity of ES in Conversion Characteristics Diagram ②-1.

REGISTERS

- ACCUMULATOR




- CONTROL REGISTERS (CR)

PROGRAM STATUS WORD




PROGRAM COUNTER



LOCAL REGISTER BASE



SYSTEM STACK POINTER




- POINTING REGISTERS (PR)

INDEX REGISTER1


INDEX REGISTER2

DATA POINTER

USER STACK POINTER



- LOCAL REGISTERS



- SPECIAL FUNCTION REGISTERS (SFR)

All of the I/O functions are controlled by SFRs. Also, some of the internal functions (Timer, WDT, etc, ...) are controlled by SFRs. SFRs are located in the top of RAM space (000H~007FH).

MSM66207 SPECIAL FUNCTION REGISTERS


Address (HEX)	SFR Name	Abbreviated Name	R/W	8/16-bit operation	Reset Value (HEX)								
0000	System Stack Printer	SSP (ASSP)	R/W	8/16	FFH								
0001					FFH								
0002	Local Register Base	LRB (ALRB)			R/W	8/16	undefined						
0003							undefined						
0004	Program Status Word	PSWL (APSW)					R/W	8/16	C8H				
0005		PSWH							0CH				
0006	Accumulator	ACC							R/W	8/16	00H		
0007											00H		
0010	Standby control register	SBYCON									W	8	F8H or F0H
0011	Watchdog timer	WDT											00H/WDT is stopped
0012	Peripheral control register	PRPHF	R/W	FDH									
0013	Stop code acceptor	STPACP	W	8							"0"		
0018	Interrupt request flag	IRQ	R/W	8/16	00H								
0019					00H								
001A	Interrupt Enable flag	IE			R/W	8/16	00H						
001B							00H						
001C	External interrupt control register	EXICON					R/W	8	FCH				
0020	Port 0 data register	P0							undefined				
0021	Port 0 mode register	P0IO							00H				
0022	Port 1 data register	P1							undefined				
0023	Port 1 mode register	P1IO							00H				
0024	Port 2 data register	P2							undefined				
0025	Port 2 mode register	P2IO	00H										
0026	Port 2 secondary function control register	P2SF	07H										
0028	Port 3 data register	P3	undefined										
0029	Port 3 mode register	P3IO	00H										
002A	Port 3 secondary function control register	P3SF	00H										
002C	Port 4 data register	P4	undefined										
002D	Port 4 mode register	P4IO	00H										
002E	Port 4 secondary function control register	P4SF	00H										

Address (HEX)	SFR Name	Abbreviated Name	R/W	8/16-bit operation	Reset Value (HEX)	
002F	Port 5	P5	R	8	-	
0030	Timer 0 counter	TM0	R/W	16	00H	
0031					00H	
0032	Timer 0 register	TMR0			00H	
0033					00H	
0034	Timer 1 counter	TM1			00H	
0035					00H	
0036	Timer 1 register	TMR1			00H	
0037					00H	
0038	Timer 2 counter	TM2			00H	
0039					00H	
003A	Timer 2 register	TMR2			00H	
003B					00H	
003C	Timer 3 counter	TM3			00H	
003D					00H	
003E	Timer 3 register	TMR3			00H	
003F					00H	
0040	Timer 0 Control register	TC0N0	R/W	8	00H	
0041	Timer 1 Control register	TC0N1			00H	
0042	Timer 2 Control register	TC0N2			00H	
0043	Timer 3 Control register	TC0N3			00H	
0046	Transition detector register	TRNSIT			undefined	
0048	Serial port transmission baud rate generator counter	STTM			00H	
0049	Serial port transmission baud rate generator register	STTMR			00H	
004A	Serial port transmission control register	STTMC			0CH	
004C	Serial port receiving baud rate generator counter	SRTM			00H	
004D	Serial port receiving baud rate generator register	SRTMR			00H	
004E	Serial port receiving control register	SRTMC			0EH	
0050	Serial port transmission mode control register	STCON			80H	
0051	Serial port transmission data buffer register	STBUF			W	undefined
0054	Serial port receiving mode control register	SRCON			R/W	00H
0055	Serial port receiving data buffer register	SRBUF			R	undefined
0056	Serial port receiving error register	SRSTAT			R/W	0FH
0058	A/D scan mode register	ADSCAN	80H			
0059	A/D select mode register	ADSEL	A0H			


Address (HEX)	SFR Name	Abbreviated Name	R/W	8/16-bit operation	Reset Value (HEX)
0060	A/D conversion result register 0	ADCR0	R	8/16	undefined
0061					
0062	A/D conversion result register 1	ADCR1			
0063					
0064	A/D conversion result register 2	ADCR2			
0065					
0066	A/D conversion result register 3	ADCR3			
0067					
0068	A/D conversion result register 4	ADCR4			
0069					
006A	A/D conversion result register 5	ADCR5			
006B					
006C	A/D conversion result register 6	ADCR6			
006D					
006E	A/D conversion result register 7	ADCR7			
006F					
0070	PWM 0 counter	PWMC0	R/W	8	00H
0071					00H
0072	PWM 0 register	PWMR0			00H
0073					00H
0074	PWM 1 counter	PWMC1			00H
0075					00H
0076	PWM 1 register	PWMR1			00H
0077					00H
0078	PWM 0 control register	PWC0N0			00H
007A	PWM 1 control register	PWC0N1			00H

MEMORY MAP

- Program Memory Space



- Data Memory Space




ADDRESSING MODE

The MSM66207 supports 64KB of data space and 64KB of program space with various types of addressing modes. These modes divide into the following types.


1. RAM ADDRESSING (FOR DATA SPACE)

1.1 Register Direct Addressing




1.2 Displacement Addressing

a) Zero Page




b) Direct Page




1.3 Pointing Register Indirect Addressing


a) Data Pointer (DP) Indirect



b) User Stack Pointer (USP) Indirect



c) Index register (X1, X2) Indirect




1.4 Immediate Addressing




2. ROM ADDRESSING (FOR PROGRAM SPACE)

2.1 Direct Addressing




2.2 Simple Indirect Addressing

a) Local Register Indirect




b) Pointing Register Indirect


① Data Pointer (DP) Indirect




② User Stack Pointer (USP) Indirect




③ Index Register (X1, X2) Indirect




c) System Stack Pointer (SSP) Indirect



d) Local Register Base (LRB) Indirect




e) RAM Indirect




2.3 Double Indirect Addressing


a) Data Pointer (DP) Double Indirect



b) User Stack Pointer (USP) Double Indirect




c) Index Register (X1, X2) Double Indirect




2.4 Indirect Addressing with 16 bit offset

a) Pointing Register Indirect


① Data Pointer (DP) Indirect




② User Stack Pointer (USP) Indirect



③ Index Register (X1, X2) Indirect



b) RAM Indirect



INSTRUCTIONS

(Note) '*' Addressing mode expression
 '#' and 'imme' Immediate value

Data Transfer

Instruction	Function
L A, *	$A \leftarrow *$
ST A, *	$A \rightarrow *$
MOV *, A	$A \leftarrow *$
MOV *, #	$* \rightarrow \text{imme.}$
MOV er, *	$\text{er} \leftarrow *$
MOV d, *	$(d) \leftarrow *$
MOV DP, *	$\text{DP} \leftarrow *$
MOV X1, *	$\text{X1} \leftarrow *$
MOV X2, *	$\text{X2} \leftarrow *$
MOV USP, *	$\text{USP} \leftarrow *$
MOV PSW, *	$\text{PSW} \leftarrow *$
MOV SSP, *	$\text{SSP} \leftarrow *$
MOV LRB, *	$\text{LRB} \leftarrow *$
CLR *	$* \leftarrow 0$
SWAP	$A_{15-8} \leftrightarrow A_{7-0}$
XCHG A, *	$A \leftrightarrow *$
XNBL A, *	$A_{3-8} \leftrightarrow *_{3-0}$

Instruction	Function
LB A, *	$A_L \leftarrow *$
STB A, *	$A_L \rightarrow *$
MOVB A, *	$A_L \leftarrow *$
MOVB *, A	$* \leftarrow A_L$
MOVB *, #	$* \leftarrow \text{imme.}$
MOVB r, *	$r \leftarrow *$
MOVB d, *	$(d) \leftarrow *$
MOVB PSW0, *	$\text{PSW0} \leftarrow *$
MOVB SCB, *	$\text{SCB} \leftarrow *$
CLRB *	$* \leftarrow 0$
SWAPB	$A_{15-8} \leftrightarrow A_{7-0}$
XCHGB A, *	$A \leftrightarrow *$

Push & Pop

Instruction	Function
PUSHS * , A	* → SYSTEM STACK
POPS * , #	* ← SYSTEM STACK

Rotate & Shift

Instruction	Function
ROL *	Rotate left
ROR *	Rotate right
SLL *	Shift left Logical
SRL *	Shift right Logical
SRA *	Shift right Arithmetic

Instruction	Function
ROLB *	Rotate left
RORB *	Rotate right
SLLB *	Shift left Logical
SRLB *	Shift right Logical
SRAB *	Shift right Arithmetic

Increment & Decrement

Instruction	Function
INC *	* ← * + 1
DEC *	* ← * - 1

Instruction	Function
INCB *	* ← * + 1
DECB *	* ← * - 1

ROM Table Reference

Instruction	Function
LC A , *	A ← * (ROM)
CMPC A , *	* - * (ROM)

Instruction	Function
LCB A , *	A _L ← * (ROM)
CMPCB A , *	A _L - * (ROM)

Arithmetic Operation

Instruction	Function
MUL	er1: $A \leftarrow A \times er0$
DIV	er0: $A \leftarrow er0: A / er2$
ADD A, *	$A \leftarrow A + *$
ADD *, A	$* \leftarrow * + A$
ADD *, d	$* \leftarrow * + (d)$
ADD *, #	$* \leftarrow * + Imme.$
ADC A, *	$A \leftarrow A + * + C$
ADC *, A	$* \leftarrow * + A + C$
ADC *, d	$* \leftarrow * + (d) + C$
ADC *, #	$* \leftarrow * + Imme. + C$
SUB A, *	$A \leftarrow A - *$
SUB *, A	$* \leftarrow * - A$
SUB *, d	$* \leftarrow * - (d)$
SUB *, #	$* \leftarrow * - Imme.$
SBC A, *	$A \leftarrow A - * - C$
SBC *, A	$* \leftarrow * - A - C$
SBC *, d	$* \leftarrow * - (d) - C$
SBC *, #	$* \leftarrow * - Imme. - C$

Instruction	Function
MULB	$A \leftarrow A_L \times r0$
DIVB	$A \leftarrow A / r0$
ADDB A, *	$A_L \leftarrow A_L + *$
ADDB *, A	$* \leftarrow * + A_L$
ADDB *, d	$* \leftarrow * + (d)$
ADDB *, #	$* \leftarrow * + Imme.$
ADCB A, *	$A_L \leftarrow A_L + * + C$
ADCB *, A	$* \leftarrow * + A_L + C$
ADCB *, d	$* \leftarrow * + (d) + C$
ADCB *, #	$* \leftarrow * + Imme. + C$
SUBB A, *	$A_L \leftarrow A_L - *$
SUBB *, A	$* \leftarrow * - A_L$
SUBB *, d	$* \leftarrow * - (d)$
SUBB *, #	$* \leftarrow * - Imme.$
SBCB A, *	$A_L \leftarrow A_L - * - C$
SBCB *, A	$* \leftarrow * - A_L - C$
SBCB *, d	$* \leftarrow * - (d) - C$
SBCB *, #	$* \leftarrow * - Imme. - C$

Logical Operation

Instruction	Function
AND A, *	$A \leftarrow A \text{ and } *$
AND *, A	$* \leftarrow * \text{ and } A$
AND *, d	$* \leftarrow * \text{ and } (d)$
AND *, #	$* \leftarrow * \text{ and Imme.}$
OR A, *	$A \leftarrow A \text{ or } *$
OR *, A	$* \leftarrow * \text{ or } A$
OR *, d	$* \leftarrow * \text{ or } (d)$
OR *, #	$* \leftarrow * \text{ or Imme.}$
XOR A, *	$A \leftarrow A \text{ xor } *$
XOR *, A	$* \leftarrow * \text{ xor } A$
XOR *, d	$* \leftarrow * \text{ xor } (d)$
XOR *, #	$* \leftarrow * \text{ xor Imme.}$

Instruction	Function
ANDB A, *	$A_L \leftarrow A_L \text{ and } *$
ANDB *, A	$* \leftarrow * \text{ and } A_L$
ANDB *, d	$* \leftarrow * \text{ and } (d)$
ANDB *, #	$* \leftarrow * \text{ and Imme.}$
ORB A, *	$A_L \leftarrow A_L \text{ or } *$
ORB *, A	$* \leftarrow * \text{ or } A_L$
ORB *, d	$* \leftarrow * \text{ or } (d)$
ORB *, #	$* \leftarrow * \text{ or Imme.}$
XORB A, *	$A_L \leftarrow A_L \text{ xor } *$
XORB *, A	$* \leftarrow * \text{ xor } A_L$
XORB *, d	$* \leftarrow * \text{ xor } (d)$
XORB *, #	$* \leftarrow * \text{ xor Imme.}$

Comparison

Instruction	Function
CMP A, *	$A - *$
CMP *, A	$* - A$
CMP *, d	$* - (d)$
CMP *, #	$* - \text{Imme.}$

Instruction	Function
CMPB A, *	$A_L - *$
CMPB *, A	$* - A_L$
CMPB *, d	$* - (d)$
CMPB *, #	$* - \text{Imme.}$

Decimal Adjust

Instruction	Function
DAA	Decimal Adjust for Addition
DAS	Decimal Adjust for Substruct

Data Type Conversion

Instruction	Function
EXTND	$A_{15-8} \leftarrow A_n$

Bit Operation

Instruction	Function
SBR *	bit \leftarrow 1
RBR *	bit \leftarrow 0
MBR C, *	$C \leftarrow$ bit
MBR *, C	bit \leftarrow C
TRB *, C	$Z \leftarrow$ bit

Instruction	Function
SBR *	bit \leftarrow 1
RBR *	bit \leftarrow 0
MBR C, *	$C \leftarrow$ bit
MBR *, C	bit \leftarrow C

Jump & Call

Instruction	Function
SJ adrs	Short Jump
J *	Jump
JC EQ, adrs	Jump if '='
JC LE, adrs	Jump if ' \leq '
JC GE, adrs	Jump if ' \geq '
JBS bit, adrs	Jump if bit-on
JRNZ DP, adrs	Loop Function

Instruction	Function
SCAL adrs	Short Call
CAL *	Call Subroutine
JC NE, adrs	Jump if '<>'
JC LT, adrs	Jump if '<'
JC GT, adrs	Jump if '>'
JBR bit, adrs	Jump if bit-off
VCAL table:adrs	Vector Call

Return

Instruction	Function
RT	Return from Subroutine
RTI	Return from Interrupt

Others

Instruction	Function
SC	$C \leftarrow 1$
SS	STACK FLAG $\leftarrow 1$
NOP	No Operation

Instruction	Function
RC	$C \leftarrow 0$
BRK	Software Reset

Oki Regional Sales Offices

Northwest Area

360 Kiely Blvd.
Suite 115
San Jose, CA 95129
Tel: 408-244-9666
Fax: 408-244-8423

Southwest Area

2302 Martin St.
Suite 250
Irvine, CA 92715
Tel: 714-752-1843
Fax: 714-752-2423

Automotive Electronics

17177 N. Laurel Park Dr.
Livonia, MI 48152
Tel: 313-464-7200
Fax: 313-464-1724

Central Area

2007 N. Collins Blvd.
Suite 303
Richardson, TX 75080
Tel: 214-690-6868
Fax: 214-690-8233

Southeast Area

7301 W. Palmetto Park Rd.
Suite 210B
Boca Raton, FL 33433
Tel: 407-394-6099
Fax: 407-395-2716

Eastern Area

91 Montvale Ave.
Stoneham, MA 02180
Tel: 617-279-0293
Fax: 617-438-3608

205 South Avenue
Suite 100
Poughkeepsie, NY 12601
Tel: 914-473-8044
Fax: 914-473-7069

Puerto Rico

Banco Popular Center
Suite 1819
209 Munoz Rivera Avenue
Hato Rey, San Juan, PR 00918
Tel: 809-766-2422
Fax: 809-763-6135



OKI
Semiconductor

785 North Mary Avenue
Sunnyvale, California 94086-2909
Tel: 408-720-1900
Fax: 408-720-1918

OKI Semiconductor reserves the right to make changes in specifications at any time and without notice. The information furnished by OKI Semiconductor in this publication is believed to be accurate and reliable. However, no responsibility is assumed by OKI Semiconductor for its use; nor for any infringements of patents or other rights of third parties resulting from its use. No license is granted under any patents or patent rights of OKI.

33

FEB 12 1991

021501 ✓