

Frequency Generator & Integrated Buffers for PENTIUM II/IIITM & K6

Recommended Application:

440BX, MX, VIA Apollo Pro 133, Apollo Pro Media or MVP4 style chip set, for Note book applications.

Output Features:

- 4-CPUs@2.5V/3.3V including 1 free running CPUCLK_F
- 9 SDRAM @ 3.3V
- 7 PCI @ 3.3V, including 1 free running PCICLK_F
- 1 PCI Early @ 3.3V
- 1 48MHz, @ 3.3V fixed.
- 1 24/48MHz @ 3.3V
- 2-REF@3.3V, 14.318MHz.


Features:

- Up to 137MHz frequency support
- 97MHz to support high-end AMD processor.
- Support power management: CLK, PCI, stop and Power down Mode from I²C programming.
- Spread spectrum for EMI control (±.25% & 0 to -0.5% down spread).
- Uses external 14.318MHz crystal
- FS pins for frequency select


Key Specifications:

- CPU Output Jitter @ 2.5V: <300ps
- CPU Output Jitter @ 3.3V: <250ps
- PCI Output Jitter @ 3.3V: <250ps
- CPU Output Skew @ 2.5V: <175ps
- CPU Output Skew @ 3.3V: <175ps
- PCI Output Skew @ 3.3V: <500ps
- PCI Early to PCI Skew @ 3.3V: typ = 3ns

Block Diagram



Pin Configuration



48-Pin SSOP and TSSOP

* Internal Pull-up Resistor of 120K to VDD

Functionality

FS3	FS2	FS1	FS0	CPU	PCI
1.92	1.27	1.91	1.30	(MHz)	(MHz)
0	0	0	0	66.67	33.33
0	0	0	1	100.00	33.33
0	0	1	0	100.30	33.43
0	0	1	1	133.33	33.33
0	1	0	0	105.00	35.00
0	1	0	1	133.37	33.34
0	1	1	0	137.00	34.25
0	1	1	1	75.00	37.50
1	0	0	0	100.00	33.33
1	0	0	1	95.00	31.67
1	0	1	0	97.00	32.33
1	0	1	1	133.33	33.33
1	1	0	0	90.00	30.00
1	1	0	1	96.22	32.07
1	1	1	0	66.82	33.41
1	1	1	1	91.50	30.50

Pentium is a trademark of Intel Corporation I²C is a trademark of Philips Corporation



Pin Descriptions

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1	VDDREF	PWR	Ref, XTAL power supply, nominal 3.3V
2	SPREAD ^{1,2}	IN	Active High Spread Spectrum enable input. Power-up default is "High", spreading is "on"
2	REF0	OUT	14.318 Mhz reference clock. This REF output is the STRONGER buffer for ISA BUS loads
20	PCI_STOP#	IN	Halts PCICLK clocks at logic 0 level, when input low (In mobile mode, MODE=0)
3, 9, 16, 33, 40, 44	GND	PWR	Ground
4	X1	IN	Crystal input, has internal load cap (36pF) and feedback resistor from X2
5	X2	OUT	Crystal output, nominally 14.318MHz.
6,14	VDDPCI	PWR	Supply for PCICLK_F and PCICLK nominal 3.3V
_	CPU2.5_3.3#1,2	IN	Indicates whether VDDLCPU is 2.5 or 3.3V. High=2.5V CPU, LOW=3.3V CPU. Latched Input.
7	PCICLK F	OUT	Free running PCI clock not affected by PCI_STOP# for power management.
	FS3 ^{1,2}	IN	Frequency select pin. Latched Input.
8	PCICLK0	OUT	PCI clock output. Synchronous to CPU clocks with 1-4ns skew (CPU early)
	SEL24 48#1,2	IN	Selects either 24 or 48MHz when Low =48 MHz
10	PCICLK1	OUT	PCI clock output. Synchronous to CPU clocks with 1-4ns skew (CPU early)
	SELPCIE_6#1,2	IN	PCI Early or normal PCI select latch input. (for pin 18 power-up default is "High" early PCICLK.)
11	PCICLK2	OUT	PCICLK clock output.
17, 13, 12	PCICLK (5:3)	OUT	PCI clock outputs. Synchronous to CPU clocks with 1-4ns skew (CPU early)
15	BUFFER IN	IN	Input to Fanout Buffers for SDRAM outputs.
18	PCICLK6/PCICLK_E	OUT	PCI clock output or early PCI clock output selectable by SELPCIE_6#
19	VDDCOR	PWR	Power pin for the PLL core. 3.3V
21	PD# ¹	IN	Asynchronous active low input pin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 4ms.
22	GND48	PWR	Ground pin for the 24 & 48MHz output buffers & fixed PLL core.
28, 29, 31, 32, 34, 35, 37, 38	SDRAM (7:0)	OUT	SDRAM clock outputs, Fanout Buffer outputs from BUFFER IN pin (controlled by chipset).
30, 36	VDDSDR	PWR	Supply for SDRAM and CPU PLL Core, nominal 3.3V.
23	SDATA	IN	Data input for I ² C serial input, 5V tolerant input
24	SCLK	IN	Clock input of I ² C input, 5V tolerant input
25	24_48MHz	OUT	24MHz or 48MHz output clock selectable by pin 10
25	FS1 ^{1, 2}	IN	Frequency select pin. Latched Input.
26	48MHz	OUT	48MHz output clock
26	FS0 ^{1, 2}	IN	Frequency select pin. Latched Input
27	VDD48	PWR	Power for 24 & 48MHz output buffers and fixed PLL core.
39	SDRAM_F	OUT	Free running SDRAM clock output. Not affected by CPU_STOP#
41	CLK_STOP#	IN	This asynchronous input halts CPUCLK, & SDRAM at logic "0" level when driven low.
42, 43, 45	CPUCLK (2:0)	OUT	CPU clock outputs, powered by VDDLCPU
46	CPUCLK_F	OUT	Free running CPU clock. Not affected by the CPU_STOP#
47	VDDLCPU	PWR	Supply for CPU clocks 2.5V
48	REF1	OUT	14.318 MHz reference clock.
40	FS2 ^{1, 2}	IN	Frequency select pin. Latched Input

- Internal Pull-up Resistor of 120K to 3.3V on indicated inputs
 Bidirectional input/output pins, input logic levels are latched at internal power-on-reset. Use 10Kohm resistor to program logic Hi to VDD or GND for logic low.



General Description

The **ICS9248-143** is the single chip clock solution for Notebook designs using thE 440BX, MX, VIAApollo Pro 133, Apollo Pro Media or MVP4 style chip set. It provides all necessary clock signals for such a system.

Spread spectrum may be enabled through I²C programming. Spread spectrum typically reduces system EMI by 8dB to 10dB. This simplifies EMI qualification without resorting to board design iterations or costly shielding. The **ICS9248-143** employs a proprietary closed loop design, which tightly controls the percentage of spreading over process and temperature variations.

Serial Configuration Command Bitmap

Byte0: Functionality and Frequency Select Register (default = 0)

Bit		Description		PWD
Bit 7	0 - ±0.25% Spread Sp 1 - 0 to -0.5% Down S		n, Center Spread	1
	Bit [2, 6:4]	CPUCLK (MHz)	PCICLK (MHz)	
	0000	66.67	33.33	
	0001	100.00	33.33	
	0010	100.30	33.43	
	0011	133.33	33.33	
	0100	105.00	35.00	
	0101	133.37	33.34	
	0110	137.00	34.25	Note1
Bit [2, 6:4] 0110 137.00 1011 75.00 1000 100.00 1001 95.00 1010 97.00	37.50	Note1		
	1000	100.00	33.33	
	1001	95.00	31.67	
1000 100.00 1001 95.00 1010 97.00	32.33			
	1011	133.33	33.33	
	1100	90.00	30.00	
	1101	96.22	32.07	
	1110	66.82	33.41	
	1111	91.50	30.50	
Bit 3	select, latched inpu	0 - Frequency and Spread Spectrum are selected by hardware select, latched inputs 1 - Frequency is selected by Bit [2, 6:4]; Spread Spectrum is		0
Bit 1	0 - Normal	Enabled		1
Bit 0	0 - Running 1- Tristate all outputs	0000 66.67 33.33 0001 100.00 33.33 0010 100.30 33.43 0011 133.33 33.33 0100 105.00 35.00 0101 133.37 33.34 0110 137.00 34.25 0111 75.00 37.50 1000 100.00 33.33 1001 95.00 31.67 1010 97.00 32.33 1011 133.33 33.33 1100 90.00 30.00 1101 96.22 32.07 1110 66.82 33.41 1111 91.50 30.50 - Frequency and Spread Spectrum are selected by hardware select, latched inputs Frequency is selected by Bit [2, 6:4]; Spread Spectrum is selected by bit 1 Normal Spread Spectrum Enabled - Running		0

- 1, Default at Power-up will be for latched logic inputs to define frequency. Bit [2, 6:4] are default to 0011.
- 2, PWD = Power-Up Default



Byte 1: CPU, Active/Inactive Register (1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	-	1	(Reserved)
Bit 6	46	1	CPUCLK_F (Act/Inact)
Bit 5	-	1	(Reserved)
Bit 4	-	1	(Reserved)
Bit 3	39	1	SDRAM_F (Act/Inact)
Bit 2	42	1	CPUCLK2 (Act/Inact)
Bit 1	43	1	CPUCLK1 (Act/Inact)
Bit 0	45	1	CPUCLK0 (Act/Inact)

Byte 2: PCI Active/Inactive Register (1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	7	1	PCICLK_F (Act/Inact)
Bit 6	18	1	PCICLK6 (Act/Inact)
Bit 5	17	1	PCICLK5 (Act/Inact)
Bit 4	13	1	PCICLK4 (Act/Inact)
Bit 3	12	1	PCICLK3 (Act/Inact)
Bit 2	11	1	PCICLK2 (Act/Inact)
Bit 1	10	1	PCICLK1 (Act/Inact)
Bit 0	8	1	PCICLK0 (Act/Inact)

Byte 3: SDRAM Active/Inactive Register (1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	-	1	(Reserved)
Bit 6	-	1	(Reserved)
Bit 5	-	1	(Reserved)
Bit 4	-	1	(Reserved)
Bit 3	28	1	SDRAM7 (Active/Inactive)
Bit 2	29	1	SDRAM6 (Active/Inactive)
Bit 1	31	1	SDRAM5 (Active/Inactive)
Bit 0	32	1	SDRAM4 (Active/Inactive)

- 1. Inactive means outputs are held LOW and are disabled from switching.
- 2. Latched Frequency Selects (FS#) will be inverted logic load of the input frequency select pin conditions.



Byte 4: Reserved Active/Inactive Register (1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	_	1	(Reserved)
Bit 6	-	1	(Reserved)
Bit 5	-	X	(SEL24_48)#
Bit 4	-	1	(Reserved)
Bit 3	-	X	Latched FS1#
Bit 2	-	1	(Reserved)
Bit 1	-	X	Latched FS3#
Bit 0	-	1	(Reserved)

Byte 5: Peripheral Active/Inactive Register (1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	34	1	SDRAM3 (Act/Inact)
Bit 6	35	1	SDRAM2 (Act/Inact)
Bit 5	37	1	SDRAM1 (Act/Inact)
Bit 4	38	1	SDRAM0 (Act/Inact)
Bit 3	26	1	48MHz (Act/Inact)
Bit 2	25	1	24MHz (Act/Inact)
Bit 1	48	1	REF1 (Act/Inact)
Bit 0	2	1	REF0 (Act/Inact)

- 1. Inactive means outputs are held LOW and are disabled from switching.
- 2. Latched Frequency Selects (FS#) will be inverted logic load of the input frequency select pin conditions.



Absolute Maximum Ratings

Supply Voltage 5.5 V

Logic Inputs GND -0.5~V to $~V_{DD}~+0.5~V$

Ambient Operating Temperature 0° C to $+70^{\circ}$ C

Case Temperature 115°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Electrical Characteristics - Input/Supply/Common Output Parameters

 $T_A = 0 - 70C$; Supply Voltage $V_{DD} = V_{DDL} = 3.3 \text{ V} + /-5\%$ (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	VIH		2		V _{DD} +0.3	V
Input Low Voltage	$V_{\rm IL}$		Vss-0.3		0.8	V
On and in a Community		C _L = 0 pF; Select @ 66MHz		90	150	
Operating Supply Current	$I_{DD3.3OP}$	C _L = 0 pF; Select @ 100MHz		114	170	mA
Cullent	Current	$C_L = 0$ pF; Select @ 133MHz		139	180	
Powerdown Current	Iddpd	CL = 0 pF; Input address VDD or GND			600	μA
Input Frequency	F_{i}	$V_{DD} = 3.3 \text{ V}$	12		16	MHz
Input Capacitance ¹	Cin	Logic Inputs			5	pF
	C _{INX}	X1 & X2 pins	27		45	pF
Clk Stabilization ¹	Tstab	From $V_{DD} = 3.3 \text{ V to } 1\% \text{ target Freq.}$			5.5	ms
Skew ¹	tcpu-pcii	$V_T = 1.5 \text{ V}$	1		4	ns

¹Guaranteed by design, not 100% tested in production.

Electrical Characteristics - Input/Supply/Common Output Parameters

 $T_A = 0 - 70^{\circ}$ C; Supply Voltage $V_{DD} = 3.3 \text{ V} + /-5\%$, $V_{DDL} = 2.5 \text{ V} + /-5\%$ (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
		C _L = 0 pF; Select @ 66.8 MHz		10	15		
Operating SupplyCurrent	IDDL2.5	C _L = 0 pF; Select @ 100 MHz		13	18	mA	
		C _L = 0 pF; Select @ 133 MHz		22	25		
Powerdown Current	Iddlpd	CL = 0 pF; Input address VDD or GND			10	μA	
Skew ¹	tcpu-pci2	$V_T = 1.5 \text{ V}; V_{TL} = 1.25 \text{ V}$	1	3	4	ns	

Guaranteed by design, not 100% tested in production.



Electrical Characteristics - CPU

 $T_A = 0 - 70C$; $V_{DD} = 3.3 \text{ V} + /-5\%$; $C_L = 20 \text{ pF}$

		1				
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V _{OH2A}	$I_{OH} = -20 \text{ mA}$	2.4	2.85		V
Output Low Voltage	V _{OL2A}	$I_{OL} = 12 \text{ mA}$		0.31	0.4	V
Output High Current	I _{OH2} A	$V_{OH} = 2.0 \text{ V}$		-45	-27	mA
Output Low Current	Iol2a	$V_{OL} = 0.8 \text{ V}$	22	29		mA
Rise Time ¹	t _{r2A}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$		1.5	2	ns
Fall Time ¹	t _{f2} A	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$		1.4	2	ns
Duty Cycle ¹	dt2A	$V_T = 1.5 \text{ V}$	45	52.4	55	%
Skew window ¹	tsk2A	$V_T = 1.5 \text{ V}$		80	175	ps
Jitter, Cycle-to-cycle ¹	tjcyc-cyc2A	$V_T = 1.5 \text{ V}$		200	250	ps

Guaranteed by design, not 100% tested in production.

Electrical Characteristics - CPU

 $T_{A} = 0 - 70C$; $V_{DDL} = 2.5 V + /-5\%$; $C_{L} = 20 pF$

		*				
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	Vон2в	Іон = -12 mA	2			V
Output Low Voltage	V _{OL2B}	$I_{OL} = 12 \text{ mA}$			0.4	V
Output High Current	Іон2в	Vон = 1.7 V			-21	mA
Output Low Current	Iol2B	$V_{OL} = 0.7 \text{ V}$	22			mA
Rise Time ¹	tr2B	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.0 \text{ V}$		1.39	1.8	ns
Fall Time ¹	t _{f2B}	$V_{OH} = 2.0 \text{ V}, V_{OL} = 0.4 \text{ V}$		1.47	1.8	ns
D . C . 1 1	dan	$V_T = 1.25 \text{ V}, < 133 \text{ MHz}$	45	47.9	55	%
Duty Cycle ¹	dt2B	$V_T = 1.25 \text{ V}, >= 133 \text{ MHz}$	42	45.8	52	%
Skew window ¹	tsk2B	$V_T = 1.25 \text{ V}$		85	175	ps
Jitter, Cycle-to-cycle ¹	tjcyc-cyc2B	$V_T = 1.25 \text{ V}$		183	300	ps

Guaranteed by design, not 100% tested in production.



Electrical Characteristics - PCI

 $T_{A} = 0 \text{ - } 70C; \ V_{DD} = V_{DDL} = 3.3 \ V \text{ +/-}5\% \ ; \ C_{L} = 30 \ pF$

PARAMETER	SYMBOL	CONDITIONS		TYP	MAX	UNITS
Output High Voltage	Voh1	Іон = -18 mA	2.4			V
Output Low Voltage	Vol1	Iol = 9.4 mA			0.4	V
Output High Current	Іон1	$V_{OH} = 2.0 \text{ V}$			-33	mA
Output Low Current	I _{OL1}	$V_{OL} = 0.8 \text{ V}$	38			mA
Rise Time ¹	t_{r1}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$		1.56	2.2	ns
Fall Time ¹	tfl	/он = 2.4 V, VoL = 0.4 V		1.74	2.2	ns
Duty Cycle ¹	d _{t1}	$V_{\rm T} = 1.5 \text{ V}$		50.3	55	%
Skew window ¹	tsk1	$V_T = 1.5 \text{ V}$		357	500	ps
Skew window ¹	t _{sk2}	$V_T = 1.5 \text{ V PCICLKE to PCI } [5:0]$	2	2.77	4	ns
Jitter, Absolute ¹	tjabs1	$V_T = 1.5 \text{ V}$	-250	143	250	ps

Guaranteed by design, not 100% tested in production.

Electrical Characteristics - SDRAM

 $T_A=0$ - 70C; $V_{DD}=V_{DDL}=3.3\ V$ +/-5% ; $C_L=30\ pF$

PARAMETER	SYMBOL	CONDITIONS		TYP	MAX	UNITS
Output High Voltage	V_{OH3}	I _{OH} = -28 mA	2.4			V
Output Low Voltage	V_{OL3}	$I_{OL} = 19 \text{ mA}$			0.4	V
Output High Current	Іонз	Vон = 2.0 V			-46	mA
Output Low Current	Iol3	$V_{OL} = 0.8 \text{ V}$	32			mA
Rise Time ¹	Tr3	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$		1.22	1.6	ns
Fall Time ¹	T_{f3}	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$		1.25	1.6	ns
Duty Cycle ¹	Dt3	$V_T = 1.5 \text{ V}$	42	45.6	52	%
Skew window ¹	Tsk3	$V_T = 1.5 \text{ V}$		169	250	ps
Propagation Time ¹ (Buffer In to output)	Tsk3	$V_T = 1.5 \text{ V}$		3.3	5	ns

¹Guaranteed by design, not 100% tested in production.



Electrical Characteristics - 24,48M Hz, REF(1:0) TA = 0 - 70C; VDD = VDDL = 3.3 V + /-5%; CL = 10 - 20 pF (unless otherwise stated)

		, 1				
PARAMETER	SYMBOL	CONDITIONS		TYP	MAX	UNITS
Output High Voltage	Voh5	Іон = -14 mA	2.4			V
Output Low Voltage	$V_{\rm OL5}$	$I_{OL} = 6 \text{ mA}$			0.4	V
Output High Current	I _{OH5}	$V_{OH} = 2.0 \text{ V}$			-20	mA
Output Low Current	Iol5	$V_{OL} = 0.8 \text{ V}$	16			mA
Rise Time ¹	tr5	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$		2.1	4	ns
Fall Time ¹	t _{f5}	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$		2.31	4	ns
Duty Cycle ¹	dt5	$V_T = 1.5 \text{ V}$	45	51.5	55	%
Jitter, Absolute ¹	tjabs5	$V_T = 1.5 \text{ V}$	-600	368	600	ps

Guaranteed by design, not 100% tested in production.



General I²C serial interface information

The information in this section assumes familiarity with I^2C programming. For more information, contact ICS for an I^2C programming application note.

How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2 (H)
- ICS clock will acknowledge
- Controller (host) sends a dummy command code
- ICS clock will acknowledge
- Controller (host) sends a dummy byte count
- ICS clock will acknowledge
- Controller (host) starts sending first byte (Byte 0) through byte 5
- ICS clock will acknowledge each byte one at a time.
- · Controller (host) sends a Stop bit

How to Write:					
Controller (Host)	ICS (Slave/Receiver)				
Start Bit					
Address					
D2 _(H)					
	ACK				
Dummy Command Code					
	ACK				
Dummy Byte Count					
	ACK				
Byte 0					
	ACK				
Byte 1					
	ACK				
Byte 2					
	ACK				
Byte 3					
	ACK				
Byte 4					
	ACK				
Byte 5					
	ACK				
Stop Bit					

How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the read address D3 (H)
- ICS clock will acknowledge
- ICS clock will send the *byte count*
- Controller (host) acknowledges
- ICS clock sends first byte (Byte 0) through byte 5
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a stop bit

How to Read:					
Controller (Host)	ICS (Slave/Receiver)				
Start Bit					
Address					
D3 _(H)					
	ACK				
	Byte Count				
ACK					
	Byte 0				
ACK					
	Byte 1				
ACK					
	Byte 2				
ACK					
	Byte 3				
ACK					
	Byte 4				
ACK					
	Byte 5				
ACK					
Stop Bit					

- 1. The ICS clock generator is a slave/receiver, I²C component. It can read back the data stored in the latches for verification. **Read-Back will support Intel PIIX4 "Block-Read" protocol**.
- 2. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
- 3. The input is operating at 3.3V logic levels.
- 4. The data byte format is 8 bit bytes.
- 5. To simplify the clock generator I²C interface, the protocol is set to use only "**Block-Writes**" from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
- 6. At power-on, all registers are set to a default condition, as shown.



Shared Pin Operation - Input/Output Pins

The I/O pins designated by (input/output) on the ICS9248-143 serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 5-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm (10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figure 1 shows a means of implementing this function when a switch or 2 pin header is used. With no jumper is installed the pin will be pulled high. With the jumper in place the pin will be pulled low. If programmability is not necessary, than only a single resistor is necessary. The programming resistors should be located close to the series termination resistor to minimize the current loop area. It is more important to locate the series termination resistor close to the driver than the programming resistor.





Fig. 1



CLK_STOP# Timing Diagram

CLK_STOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPU clocks for low power operation. CLK_STOP# is synchronized by the **ICS9248-143**. The minimum that the CPU clock is enabled (CLK_STOP# high pulse) is 100 CPU clocks. All other clocks will continue to run while the CPU clocks are disabled. The CPU clocks will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPU clock on latency is less than 4 CPU clocks and CPU clock off latency is less than 4 CPU clocks.




- 1. All timing is referenced to the internal CPU clock.
- CLK_STOP# is an asynchronous input and metastable conditions may exist. This signal is synchronized to the CPU clocks inside the ICS9248-143.
- SDRAM-F output is controlled by Buffer in signal, not affected by the ICS9248-143 CLK_STOP# signal. SDRAM are controlled as shown.
- 4. All other clocks continue to run undisturbed.



PD# Timing Diagram

The power down selection is used to put the part into a very low power state without turning off the power to the part. PD# is an asynchronous active low input. This signal needs to be synchronized internal to the device prior to powering down the clock synthesizer.

Internal clocks are not running after the device is put in power down. When PD# is active low all clocks need to be driven to a low value and held prior to turning off the VCOs and crystal. The power up latency needs to be less than 4 mS. The power down latency should be as short as possible but conforming to the sequence requirements shown below. PCI_STOP# and CLK_STOP# are considered to be don't cares during the power down operations. The REF and 48MHz clocks are expected to be stopped in the LOW state as soon as possible. Due to the state of the internal logic, stopping and holding the REF clock outputs in the LOW state may require more than one clock cycle to complete.




- 1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248 device).
- 2. As shown, the outputs Stop Low on the next falling edge after PD# goes low.
- 3. PD# is an asynchronous input and metastable conditions may exist. This signal is synchronized inside this part.
- 4. The shaded sections on the VCO and the Crystal signals indicate an active clock.
- 5. Diagrams shown with respect to 133MHz. Similar operation when CPU is 100MHz.




PCI_STOP# Timing Diagram

PCI_STOP# is an asynchronous input to the ICS9248-143. It is used to turn off the PCICLK clocks for low power operation. PCI_STOP# is synchronized by the ICS9248-143 internally. The minimum that the PCICLK clocks are enabled (PCI_STOP# high pulse) is at least 10 PCICLK clocks. PCICLK clocks are stopped in a low state and started with a full high pulse width guaranteed. PCICLK clock on latency cycles are only three rising PCICLK clocks, off latency is one PCICLK clock.



- 1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248 device.)
- 2. PCI_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized inside the ICS9248.
- 3. All other clocks continue to run undisturbed.
- 4. CLK STOP# is shown in a high (true) state.





300 mil SSOP

SYMBOL In Millimeters In Inches COMMON DIMENSIONS COMMON DIMENSIONS MIN MAX MIN MAX 2.413 2.794 .095 .110 Α A1 0.203 0.406 .008 .016 b 0.203 0.343 .008 .0135 0.127 0.254 .005 .010 С D SEE VARIATIONS SEE VARIATIONS Ε 10.033 10.668 .395 .420 E1 7.391 7.595 .291 .299 0.635 BASIC 0.025 BASIC е h 0.381 0.635 .015 .025 0.508 1.016 .020 .040 L SEE VARIATIONS SEE VARIATIONS Ν 8° 8°


VARIATIONS

77.1.1.7.1.0.1.0						
N	D n	nm.	D (inch)			
	MIN	MAX	MIN	MAX		
28	9.398	9.652	.370	.380		
34	11.303	11.557	.445	.455		
48	15.748	16.002	.620	.630		
56	18.288	18.542	.720	.730		
64	20.828	21.082	.820	.830		


JEDECMO-118 6/1/00 DOC# 10-0034 REVB

Ordering Information

ICS9248yF-143-T







6.10 mm. Body, 0.50 mm. pitch TSSOP (240 mil) (0.020 mil)

SYMBOL	In Millin		In Inches		
	COMMOND	IMENSIONS	COMMON DIMENSIONS		
	MIN	MAX	MIN	MAX	
Α	-	1.20	-	.047	
A1	0.05	0.15	.002	.006	
A2	0.80	1.05	.032	.041	
b	0.17	0.27	.007	.011	
С	0.09	0.20	.0035	.008	
D	SEE VAR	IATIONS	SEE VARIATIONS		
Е	8.10 BASIC		0.319		
E1	6.00	6.20	.236	.244	
е	0.50 BASIC		0.020	BASIC	
L	0.45	0.75	.018	.30	
N	SEE VARIATIONS		SEE VAR	RIATIONS	
α	0°	8°	0°	8°	
aaa	-	0.10	-	.004	

VARIATIONS

VAINATIONS						
N	D n	nm.	D (inch)			
	MIN	MAX	MIN	MAX		
28	7.70	7.90	.303	.311		
36	9.60	9.80	.378	.386		
40	10.90	11.10	.429	.437		
44	10.90	11.10	.429	.437		
48	12.40	12.60	.488	.496		
56	13.90	14.10	.547	.555		
64	16.90	17.10	.665	.673		

MO-153 JEDEC 7/6/0

Ordering Information

ICS9248yG-143-T

