

ICS843023

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-3.3V, 250MHz LVPECL CLOCK GENERATOR

### GENERAL DESCRIPTION



The ICS843023 is a Gigabit Ethernet Clock Generator and a member of the HiPerClocks<sup>™</sup> family of high performance devices from ICS. The ICS843023 uses a 25MHz crystal to synthesize 250MHz. The ICS843023 has excellent phase jitter

performance, over the 1.875 MHz - 20 MHz integration range. The ICS843023 is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.

#### **F**EATURES


- 1 differential 3.3V LVPECL output
- Crystal oscillator interface designed for 25MHz, 18pF parallel resonant crystal
- Maximum output frequency: 250MHz, using a 25MHz crystal
- VCO range: 490MHz 640MHz
- RMS phase jitter @ 250MHz, using a 25MHz crystal (12KHz - 20MHz): 0.33ps (typical)
- · 3.3V operating supply
- 0°C to 70°C ambient operating temperature

#### **BLOCK DIAGRAM**

#### 

## PIN ASSIGNMENT

Vcc □



Q0

8-Lead TSSOP
4.40mm x 3.0mm x 0.925mm package body
G Package
Top View

The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.



## ICS843023

# FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-3.3V, 250MHz LVPECL CLOCK GENERATOR

#### TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1, 6	V <sub>cc</sub>	Power		Core supply pin.
2, 3	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
4	V <sub>EE</sub>	Power		Negative supply pin.
5	OE	Input	Pullup	Active high output enable. When logic HIGH, the outputs are enabled and active. When logic LOW, the outputs are disabled and are in a high impedance state. LVCMOS/LVTTL interface levels.
7, 8	nQ0, Q0	Output		Differential clock outputs. LVPECL interface levels.

Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

#### TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		ΚΩ



## ICS843023

# FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-3.3V, 250MHz LVPECL CLOCK GENERATOR

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V<sub>CC</sub> 4.6V

Inputs,  $V_i$  -0.5V to  $V_{CC}$  + 0.5V

Outputs, I<sub>o</sub>

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance,  $\theta_{JA} = 101.7^{\circ}\text{C/W} \ (0 \text{ mps})$ 

Storage Temperature, T<sub>STG</sub> -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics,  $V_{cc} = 3.3V \pm 5\%$ , Ta=0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>CCA</sub>	Analog Supply Voltage		3.135	3.3	3.465	V
I <sub>EE</sub>	Power Supply Current			65		mA

#### Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{\rm CC} = 3.3 V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage			2		V <sub>cc</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage			-0.3		0.8	V
I <sub>IH</sub>	Input High Current	OE	$V_{CC} = V_{IN} = 3.465V$			5	μΑ
I	Input Low Current	OE	$V_{CC} = 3.465V, V_{IN} = 0V$	-150			μΑ

#### Table 3C. LVPECL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$ , Ta=0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>cc</sub> - 1.4		V <sub>cc</sub> - 0.9	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>cc</sub> - 2.0		V <sub>cc</sub> - 1.7	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50  $\!\Omega$  to V  $_{\rm CC}$  - 2V.

#### TABLE 4. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		F	undamenta	I	
Frequency			25		MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

#### Table 5. AC Characteristics, $V_{CC} = 3.3V \pm 5\%$ , Ta=0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>out</sub>	Output Frequency				250	MHz
<i>t</i> jit(Ø)	RMS Phase Jitter (Random); NOTE 1	Integration Range: 1.875MHz - 20MHz		0.33		ps
$t_R/t_F$	Output Rise/Fall Time	20% to 80%		400		ps
odc	Output Duty Cycle			50		%


NOTE 1: Please refer to the Phase Noise Plot.




## ICS843023

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-3.3V, 250MHz LVPECL CLOCK GENERATOR


## PARAMETER MEASUREMENT INFORMATION






#### 3.3V OUTPUT LOAD AC TEST CIRCUIT

## RMS PHASE JITTER





#### OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

#### **OUTPUT RISE/FALL TIME**

## ICS843023


FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-3.3V, 250MHz LVPECL CLOCK GENERATOR

## **APPLICATION INFORMATION**

#### CRYSTAL INPUT INTERFACE

The ICS843023 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 1* below were determined using a 25MHz, 18pF parallel

resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.



#### TERMINATION FOR 3.3V LVPECL OUTPUT

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to

drive  $50\Omega$  transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 2A and 2B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 2A. LVPECL OUTPUT TERMINATION




FIGURE 2B. LVPECL OUTPUT TERMINATION



## ICS843023

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-3.3V, 250MHz LVPECL CLOCK GENERATOR

## POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS843023. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS843023 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{CC} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC\_MAX</sub> \* I<sub>EE\_MAX</sub> = 3.465V \* 65mA= 225.2mW
- Power (outputs)<sub>MAX</sub> = 30mW/Loaded Output pair

Total Power  $_{MAX}$  (3.465V, with all outputs switching) = 225.2mW + 30mW = 255.2mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS $^{TM}$  devices is 125 $^{\circ}$ C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_{A}$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is  $90.5^{\circ}$  C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.255\text{W} * 90.5^{\circ}\text{C/W} = 93.1^{\circ}\text{C}$ . This is well below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance  $\theta_{IA}$  for 8-pin SOIC, Forced Convection

θ <sub>JA</sub> by Velocity (Meter per Second)					
Multi-Layer PCB, JEDEC Standard Test Boards	<b>0</b> 101.7°C/W	<b>1</b> 90.5°C/W	<b>2.5</b> 89.8°C/W		


## ICS843023

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-3.3V, 250MHz LVPECL CLOCK GENERATOR

#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 3.



To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{CC}$  - 2V.

• For logic high, 
$$V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} - 0.9V$$

$$(V_{CCO MAX} - V_{OH MAX}) = 0.9V$$

• For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CC\_MAX} - 1.7V$ 

$$(V_{CCO\_MAX} - V_{OL\_MAX}) = 1.7V$$

 $\label{pd_H} \mbox{Pd\_H is power dissipation when the output drives high.}$ 

Pd\_L is the power dissipation when the output drives low.

$$Pd\_H = [(V_{OH\_MAX} - (V_{CC\_MAX} - 2V))/R_{_{L}}] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OH\_MAX}))/R_{_{L}}] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd\_L = [(V_{\text{OL\_MAX}} - (V_{\text{CC\_MAX}} - 2V))/R_{\text{L}}] * (V_{\text{CC\_MAX}} - V_{\text{OL\_MAX}}) = [(2V - (V_{\text{CC\_MAX}} - V_{\text{OL\_MAX}}))/R_{\text{L}}] * (V_{\text{CC\_MAX}} - V_{\text{OL\_MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30mW



ICS843023

FEMTOCLOCKS<sup>TM</sup>CRYSTAL-TO-3.3V, 250MHz LVPECL CLOCK GENERATOR

## RELIABILITY INFORMATION

Table 7.  $\theta_{\text{JA}} \text{vs. Air Flow Table for 8 Lead TSSOP}$ 

 $\theta_{JA}$  by Velocity (Meter per Second)

0 1 2.5

Multi-Layer PCB, JEDEC Standard Test Boards 90.5°C/W 101.7°C/W 89.8°C/W

TRANSISTOR COUNT

The transistor count for ICS843023 is: 2360

## ICS843023

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-3.3V, 250MHz LVPECL CLOCK GENERATOR

#### PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millin	neters		
STWBOL	Minimum	Maximum		
N	8			
А		1.20		
A1	0.05	0.15		
A2	0.80	1.05		
b	0.19	0.30		
С	0.09	0.20		
D	2.90	3.10		
E	6.40 E	BASIC		
E1	4.30	4.50		
е	0.65 E	BASIC		
L	0.45	0.75		
α	0°	8°		
aaa		0.10		

Reference Document: JEDEC Publication 95, MO-153



## ICS843023

# FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-3.3V, 250MHz LVPECL CLOCK GENERATOR

#### TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS843023AG	3023A	8 lead TSSOP	100 per tube	0°C to 70°C
ICS843023AGT	3023A	8 lead TSSOP on Tape and Reel	2500	0°C to 70°C

The aforementioned trademarks, HiPerClockS™ and FemtoClocks™ are a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.