## MONOLITHIC QUAD H BRIDGE DRIVER CIRCUIT

The $\mu$ PD16835 is a monolithic quad H bridge driver IC that employs a CMOS control circuit and a MOS FET output circuit. Because it uses MOS FETs in its output stage, this driver IC consumes less power than conventional driver ICs that use bipolar transistors.

Because the $\mu$ PD16835 controls a motor by inputting serial data, its package has been shrunk and the number of pins reduced. As a result, the performance of the application set can be improved and the size of the set has been reduced.

This IC employs a current-controlled 64-step micro step driving method that drives stepper motor with low vibration.
The $\mu$ PD16835 is housed in a 38 -pin shrink SOP to contribute to the miniaturization of the application set.
This IC can simultaneously drive two stepper motors and is ideal for the mechanisms of camcorders.

## FEATURES

- Four H bridge circuits employing power MOS FETs
- Current-controlled 64-step micro step driving
- Motor control by serial data (8 bytes $\times 8$ bits) (original oscillation: $4-\mathrm{MHz}$ input)

Data is input with the LSB first.
EVR reference setting voltage: 100 to 250 mV (@VREF $=250 \mathrm{mV}$ ) ... 4-bit data input ( $10-\mathrm{mV}$ step)
Chopping frequency: 32 to 124 kHz ... 5-bit data input (4-kHz step)
Original oscillation division or internal oscillation selectable
Number of pulses in $1 \mathrm{~V}_{\mathrm{D}}$ : 0 to 252 pulses ... 6 bits + 2-bit data input ( 4 pulses/step)
Step cycle: 0.25 to $8,191.75 \mu$ s $\ldots 15$-bit data input ( $0.25-\mu$ s step)

- 3-V power supply. Minimum operating voltage: $2.7 \mathrm{~V}(\mathrm{MIN}$.
- Low current consumption Idd: 3 mA (MAX.), Idd (reset): $100 \mu \mathrm{~A}$ (MAX.), Imo: $1 \mu \mathrm{~A}$ (MAX.)
- 38-pin shrink SOP (300 mil)


## ABSOLUTE MAXIMUM RATINGS ( $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Condition | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | VDD |  | -0.5 to +6.0 | V |
|  | $\mathrm{V}_{\mathrm{M}}$ |  | -0.5 to +11.2 | V |
| Input voltage | VIN |  | -0.5 to VDD +0.5 | V |
| Reference voltage | Vref |  | 500 | mV |
| H bridge drive currentNote 1 | IM (DC) | DC | $\pm 150$ | mA/phase |
| Instantaneous H bridge drive currentNote 1 | lm (pulse) | PW $\leq 10 \mathrm{~ms}$, Duty $\leq 5 \%$ | $\pm 300$ | mA/phase |
| Power consumptionNote 2 | $\mathrm{P}_{\text {T }}$ |  | 1.0 | W |
| Peak junction temperature | TCH (MAX) |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

Notes 1. Permissible current per phase with the IC mounted on a PCB.
2. When the IC is mounted on a glass epoxy PCB ( $10 \mathrm{~cm} \times 10 \mathrm{~cm} \times 1 \mathrm{~mm}$ ).

The information in this document is subject to change without notice.

[^0]
## RECOMMENDED OPERATING RANGE

| Parameter | Symbol | MIN. | TYP. | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | Vdd | 2.7 |  | 5.5 | V |
|  | $\mathrm{V}_{\mathrm{M}}$ | 4.8 |  | 11 | V |
| Input voltage | VIN | 0 |  | VDD | V |
| Reference voltage | V ${ }_{\text {Ref }}$ | 225 | 250 | 275 | mV |
| EXP pin input voltage | Vexpin |  |  | Vod | V |
| EXP pin input current | IEXPIN |  |  | 100 | $\mu \mathrm{A}$ |
| H bridge drive current | IM (DC) | -100 |  | +100 | mA |
| H bridge drive current | Im (pulse) Note 1 | -200 |  | +200 | mA |
| Clock frequency (OSCIn) | fclk ${ }^{\text {Note } 2}$ | 3.9 | 4 | 4.2 | MHz |
| Clock frequency amplitude | VfCLK ${ }^{\text {Note }} 2$ | 0.7Vdd |  | VDd | V |
| Serial clock frequency (SCLK) | fsclk |  |  | 5.0 | MHz |
| Video sync signal width | PW (vD) Note 3 | 250 |  |  | ns |
| LATCH signal wait time | t (VD-LATCH) ${ }^{\text {Note }} 4$ | 400 |  |  | ns |
| SCLK wait time | t (SCLK-LATCH) ${ }^{\text {Note }} 4$ | 400 |  |  | ns |
| SDATA setup time | tsetup Note 4 | 80 |  |  | ns |
| SDATA hold time | thold Note 4 | 80 |  |  | ns |
| Chopping frequency | fosc ${ }^{\text {Note }} 3$ | 32 |  | 124 | kHz |
| Reset signal pulse width | frist | 100 |  |  | $\mu \mathrm{s}$ |
| Operating temperature | $\mathrm{T}_{\mathrm{A}}$ | -10 |  | +70 | ${ }^{\circ} \mathrm{C}$ |
| Peak junction temperature | TCH (MAX) |  |  | 125 | ${ }^{\circ} \mathrm{C}$ |

Notes 1. PW $\leq 10 \mathrm{~ms}$, duty $\leq 5 \%$
2. $\operatorname{Cosc}=33 \mathrm{pF}$, Vref $=250 \mathrm{mV}$
3. $\mathrm{fcLk}=4 \mathrm{MHz}$
4. Serial data delay (see the figure below.)


Ignored because LATCH is at $L$ level.
Ignored because LATCH is at L level.


## ELECTRICAL CHARACTERISTICS

DC Characteristics (Unless otherwise specified, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}=6.0 \mathrm{~V}, \mathrm{~V}$ REF $=250 \mathrm{mV}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{fcLK}=4 \mathrm{MHz}$, Cosc = $33 \mathrm{pF}, \mathrm{C}_{\text {FIL }}=1,000 \mathrm{pF}, \mathrm{EVR}=100 \mathrm{mV}(0000)$ )

| Parameter | Symbol | Condition | MIN. | TYP. | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Off $\mathrm{V}_{\mathrm{M}}$ pin current | IMO (RESET) | No load, reset period |  |  | 1.0 | $\mu \mathrm{A}$ |
| Vod pin current | IdD | Output open |  |  | 3.0 | mA |
| Vod pin current | Idd (RESET) | Reset period |  |  | 100 | $\mu \mathrm{A}$ |
| High-level input voltage | VIH | LATCH, SCLK, | $0.7 *$ VDD |  |  | V |
| Low-level input voltage | VIL | SDATA, Vd, RESET, |  |  | $0.3 * V_{\text {DD }}$ | V |
| Input hysteresis voltage | $\mathrm{V}_{\mathrm{H}}$ |  |  | 300 |  | mV |
| Monitor output voltage 1 (EXTOUT $\alpha, \beta$ ) | Vом $\alpha$ (H), Vом $\beta$ (H) | 5th byte | $0.9 *$ VDD |  |  | V |
|  |  | 5th byte |  |  | $0.1 * V_{\text {dD }}$ | V |
| Monitor output voltage 2 (EXP 0 to 4: open drain) | Voexp (H) | Pull up (Vdo) |  |  | VDD | V |
|  | Voexp (L) | loexp $=100 \mu \mathrm{~A}$ |  |  | $0.1 * V_{\text {dD }}$ | V |
| High-level input current | l IH | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {DD }}$ |  |  | 0.06 | mA |
| Low-level input current | IIL | V IN $=0$ | -1.0 |  |  | $\mu \mathrm{A}$ |
| Reset pin high-level input current | IIH (RST) | $\mathrm{V}_{\text {RSt }}=\mathrm{V}_{\text {dD }}$ |  |  | 1.0 | $\mu \mathrm{A}$ |
| Reset pin low-level input current | IIL (RST) | $\mathrm{V}_{\text {RSt }}=0$ | -1.0 |  |  | $\mu \mathrm{A}$ |
| Input pull-down resistor | RIND | LATCH, SCLK, SDATA, VD | 50 |  | 200 | $k \Omega$ |
| H bridge ON resistance ${ }^{\text {Note } 1}$ | Ron | $\mathrm{Im}_{\mathrm{m}}=100 \mathrm{~mA}$ |  | 3.5 | 5.0 | $\Omega$ |
| Chopping frequency (internal oscillation: Cosc $=100 \mathrm{pF}$ ) | fosc (1) | DATA: 00000 (4th byte) |  | 0 |  | kHz |
|  | fosc (2) | DATA: 11111 (4th byte) | 100 | 124 | 150 |  |
| Step frequency | fstep | Minimum step |  | 4 |  | kHz |
| Vo delayNote 2 | $\Delta \mathrm{tvD}$ |  |  |  | 250 | ns |
| Sine wave peak output currentNote 3 | Ім | $\begin{aligned} & \mathrm{L}=25 \mathrm{mH} / \mathrm{R}=100 \Omega(1 \mathrm{kHz}) \\ & \mathrm{EVR}=200 \mathrm{mV}(1010) \\ & \mathrm{Rs}=6.8 \Omega, \text { fosc }=64 \mathrm{kHz} \end{aligned}$ |  | 52 |  | mA |
| FIL pin voltageNote 4 | Vevr | EVR = 200 mV (1010) | 370 | 400 | 430 | mV |
| FIL pin step voltage ${ }^{\text {Note } 4}$ | Vevrstep | Minimum step |  | 20 |  | mV |



| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H bridge output circuit turn on time | toNH | $I M=100 \mathrm{mANote} 5$ |  | 1.0 | 2.0 | $\mu \mathrm{~s}$ |
| H bridge output circuit turn off time | toffy | $I M=100 \mathrm{mANote} 5$ |  | 1.0 | 2.0 | $\mu \mathrm{~s}$ |

Notes 1. Total of ON resistance at top and bottom of output H bridge
2. By OSCIN and Vd sync circuit
3. FB pin is monitored.
4. FIL pin is monitored. A voltage about twice that of the EVR value is output to the FIL pin.
5. $10 \%$ to $90 \%$ of the pulse peak value without filter capacitor (CFIL)

PIN CONFIGURATION


PIN FUNCTION

| No. | Name | Function |
| :---: | :---: | :---: |
| 1 | LGND | Control circuit GND pin |
| 2 | Cosc | Chopping capacitor connection pin |
| 3 | FILA | $\alpha 1$-ch filter capacitor connection pin (1,000 pF TYP.) |
| 4 | FILB | $\alpha$ 2-ch filter capacitor connection pin (1,000 pF TYP.) |
| 5 | FILc | $\beta 1$-ch filter capacitor connection pin (1,000 pF TYP.) |
| 6 | FILD | $\beta$ 2-ch filter capacitor connection pin (1,000 pF TYP.) |
| 7 | Vref | Reference voltage input pin (250 mV TYP.) |
| 8 | VDD | Control circuit supply voltage input pin |
| 9 | Vмз | Output circuit supply voltage input pin |
| 10 | $\mathrm{D}_{2}$ | $\beta$ 2-ch output pin |
| 11 | FBo | $\beta$ 2-ch sense resistor connection pin |
| 12 | D1 | $\beta$ 2-ch output pin |
| 13 | $\mathrm{V}_{\mathrm{M} 4}$ | Output circuit supply voltage connection pin |
| 14 | $\mathrm{C}_{2}$ | $\beta$ 1-ch output pin |
| 15 | FBc | $\beta$ 1-ch sense resistor connection pin |
| 16 | $\mathrm{C}_{1}$ | $\beta 1$-ch output pin |
| 17 | EXP0 | Output monitor pin (open-drain) |
| 18 | EXP1 | Output monitor pin (open-drain) |
| 19 | EXP2 | Output monitor pin (open-drain) |
| 20 | PGND | Power circuit GND pin |
| 21 | EXP3 | Output monitor pin (open-drain) |
| 22 | $\mathrm{EXT}_{\alpha}$ | Logic circuit monitor pin |
| 23 | $\mathrm{V}_{\mathrm{M} 1}$ | Output circuit supply voltage input pin |
| 24 | $\mathrm{A}_{1}$ | $\alpha 1$-ch output pin |
| 25 | $\mathrm{FBA}_{\text {A }}$ | $\alpha 1$-ch sense resistor connection pin |
| 26 | $\mathrm{A}_{2}$ | $\alpha 1$-ch output pin |
| 27 | V $\mathbf{M}$ | Output circuit supply voltage input pin |
| 28 | $\mathrm{B}_{1}$ | $\alpha$ 2-ch output pin |
| 29 | FBв | $\alpha 2$-ch sense resistor connection pin |
| 30 | $\mathrm{B}_{2}$ | $\alpha$ 2-ch output pin |
| 31 | $\mathrm{EXT}_{\beta}$ | Logic circuit monitor pin |
| 32 | V | Video sync signal input pin |
| 33 | LATCH | Latch signal input pin |
| 34 | SDATA | Serial data input pin |
| 35 | SCLK | Serial clock input pin |
| 36 | OSCIn | Original oscillation input pin ( 4 MHz TYP.) |
| 37 | OSCout | Original oscillation output pin |
| 38 | RESET | Reset signal output pin |

## I/O PIN EQUIVALENT CIRCUIT






TIMING CHART (2)

(Expanded view)


Remarks 1. The current value of the actual wave is approximated to the value shown on the next page.
2. The $C_{1}, C_{2}, D_{1}$, and $D_{2}$ pins of $\beta$ channel correspond to the $A_{1}, A_{2}, B_{1}$, and $B_{2}$ pins of $\alpha$ channel.
3. The CW mode is set if the D7 bit of the second and fifth bytes of the standard data is " 0 ".
4. The CCW mode is set if the D7 bit of the second and fifth bytes of the standard data is " 1 ".

RELATION BETWEEN ROTATION ANGLE, PHASE CURRENT, AND VECTOR QUANTITY (64-DIVISION MICRO STEP)
(Values of $\mu$ PD16835 for reference)

| Step | Rotation angle ( $\theta$ ) | A phase current |  |  | B phase current |  |  | Vector quantity |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. | TYP. |
| $\theta 0$ | 0 | - | 0 | - | - | 100 | - | 100 |
| $\theta 1$ | 5.6 | 2.5 | 9.8 | 17.0 | - | 100 | - | 100.48 |
| $\theta 2$ | 11.3 | 12.4 | 19.5 | 26.5 | 93.2 | 98.1 | 103 | 100 |
| $\theta 3$ | 16.9 | 22.1 | 29.1 | 36.1 | 90.7 | 95.7 | 100.7 | 100.02 |
| $\theta 4$ | 22.5 | 31.3 | 38.3 | 45.3 | 87.4 | 92.4 | 97.4 | 100.02 |
| $\theta 5$ | 28.1 | 40.1 | 47.1 | 54.1 | 83.2 | 88.2 | 93.2 | 99.99 |
| $\theta 6$ | 33.8 | 48.6 | 55.6 | 62.6 | 78.1 | 83.1 | 88.1 | 99.98 |
| $\theta 7$ | 39.4 | 58.4 | 63.4 | 68.4 | 72.3 | 77.3 | 82.3 | 99.97 |
| $\theta 8$ | 45 | 65.7 | 70.7 | 75.7 | 65.7 | 70.7 | 75.7 | 99.98 |
| $\theta 9$ | 50.6 | 72.3 | 77.3 | 82.3 | 58.4 | 63.4 | 68.4 | 99.97 |
| $\theta 10$ | 56.3 | 78.1 | 83.1 | 88.1 | 48.6 | 55.6 | 62.6 | 99.98 |
| $\theta 11$ | 61.9 | 83.2 | 88.2 | 93.2 | 40.1 | 47.1 | 54.1 | 99.99 |
| $\theta 12$ | 67.5 | 87.4 | 92.4 | 97.4 | 31.3 | 38.3 | 45.3 | 100.02 |
| $\theta 13$ | 73.1 | 90.7 | 95.7 | 100.7 | 22.1 | 29.1 | 36.1 | 100.02 |
| $\theta 14$ | 78.8 | 93.2 | 98.1 | 103 | 12.4 | 19.5 | 26.5 | 100 |
| $\theta 15$ | 84.4 | - | 100 | - | 2.5 | 9.8 | 17.0 | 100.48 |
| $\theta 16$ | 90 | - | 100 | - | - | 0 | - | 100 |

Remark These data do not indicate guaranteed values.

## STANDARD CHARACTERISTIC CURVES













## I/F CIRCUIT DATA CONFIGURATION (fclk $=4-\mathrm{MHz}$ EXTERNAL CLOCK INPUT)

Input data consists of serial data ( 8 bytes $\times 8$ bits).
Input serial data with the LSB first, from the first byte to eighth byte.

## (1) Initial data <br> <1st byte>

| Bit | Data | Function | Setting |
| :---: | :--- | :---: | :---: |
| D7 | 1 | HEADER DATA2 | DATA selection |
| D6 | 1 | HEADER DATA1 |  |
| D5 | 1 | HEADER DATA0 |  |
| D4 | 0 | - | - |
| D3 | 1 or 0 | EXP_3 | $Z$ or $L$ |
| D2 | 1 or 0 | EXP_2 | $Z$ or $L$ |
| D1 | 1 or 0 | EXP_1 | $Z$ or $L$ |
| D0 | 1 or 0 | EXP_0 | $Z$ or $L$ |

Z: High impedance, L: Low level (current sink)
<2nd byte>

| Bit | Data | Function | Setting |
| :---: | :---: | :---: | :---: |
| D7 | 8-bit data inputNote | First Point Wait | Start point wait $256 \mu \mathrm{~s}$ to 65.28 ms Setting (1 to 255)$\Delta \mathrm{t}=256 \mu \mathrm{~s}$ |
| D6 |  |  |  |
| D5 |  |  |  |
| D4 |  |  |  |
| D3 |  |  |  |
| D2 |  |  |  |
| D1 |  |  |  |
| D0 |  |  |  |

Note Input other than " 0 ".
<3rd byte>

| Bit | Data | Function | Setting |
| :---: | :---: | :---: | :---: |
| D7 | 8-bit data inputNote | First Point Magnetize Wait | Start point drive wait $256 \mu$ s to 65.28 ms <br> Setting <br> (1 to 255) <br> $\Delta \mathrm{t}=256 \mu \mathrm{~s}$ |
| D6 |  |  |  |
| D5 |  |  |  |
| D4 |  |  |  |
| D3 |  |  |  |
| D2 |  |  |  |
| D1 |  |  |  |
| D0 |  |  |  |

(2) Standard data
<1st byte>

| Bit | Data | Function | Setting |
| :---: | :--- | :---: | :---: |
| D7 | 0 | HEADER DATA2 | DATA selection |
| D6 | 0 | HEADER DATA1 |  |
| D5 | 0 | HEADER DATA0 |  |
| D4 | 0 | - |  |
| D3 | 1 or 0 | EXP_3 | $Z$ or $L$ |
| D2 | 1 or 0 | EXP_2 | $Z$ or $L$ |
| D1 | 1 or 0 | EXP_1 | $Z$ or $L$ |
| D0 | 1 or 0 | EXP_0 | $Z$ or $L$ |

Z: High impedance, L: Low level (current sink)
<2nd byte>

| Bit | Data | Function | Setting |
| :---: | :---: | :---: | :---: |
| D7 | 1 or 0 | $\alpha$ ROTATION | $\alpha$ ch CCW/CW |
| D6 | 1 or 0 | $\alpha$ ENABLE | $\alpha \mathrm{ch}$ ON/OFF |
| D5 | 6-bit data input | $\alpha$ Pulse Number | $\alpha$ ch <br> Number of pulses in 1 V <br> Setting (0 to 63) $\Delta \mathrm{n}=4$ pulsesNote |
| D4 |  |  |  |
| D3 |  |  |  |
| D2 |  |  |  |
| D1 |  |  |  |
| D0 |  |  |  |

Note The number of pulses can be varied in 4-pulse steps.
<3rd byte>

| Bit | Data | Function | Setting |
| :---: | :---: | :---: | :---: |
| D7 | 15-bit <br> data <br> Low-order <br> 8-bit data input | $\alpha$ Pulse Width | $\alpha$ ch pulse cycle <br> 0.25 to <br> 8,191.75 $\mu \mathrm{s}$ <br> Setting <br> (1 to 32,767 ) <br> $\Delta t=0.25 \mu \mathrm{~s}$ |
| D6 |  |  |  |
| D5 |  |  |  |
| D4 |  |  |  |
| D3 |  |  |  |
| D2 |  |  |  |
| D1 |  |  |  |
| D0 |  |  |  |

Note Input other than " 0 ".
<4th byte>

| Bit | Data | Function | Setting |
| :---: | :---: | :---: | :---: |
| D7 | 1 or 0 | OSCSEL | Internal/external |
| D6 | 0 | - | - |
| D5 | 0 | - | - |
| D4 | 5-bit data input | Chopping <br> Frequency | Chopping frequency: 32 to 124 kHz <br> Setting (8 to 31) Note $\Delta \mathrm{f}=4 \mathrm{kHz}$ |
| D3 |  |  |  |
| D2 |  |  |  |
| D1 |  |  |  |
| D0 |  |  |  |

Note The frequency is 0 kHz if 0 to 7 is input.
<5th byte>

| Bit | Data | EXT_ $\alpha$ | EXT_ $\beta$ |
| :--- | :--- | :--- | :--- |
| D7 | 0 | - | - |
| D6 | Note 5 | ENABLE $\alpha$ Note 1 | ENABLE $\beta$ Note 1 |
| D5 | Note 5 | ROTATION $\alpha$ Note 2 | ROTATION $\beta$ Note 2 |
| D4 | Note 5 | Pulse Out $\alpha$ | Pulse Out $\beta$ |
| D3 | Note 5 | FF7 $\alpha$ | FF7 $\beta$ |
| D2 | Note 5 | FF3 $\alpha$ | FF3 $\beta$ |
| D1 | Note 5 | ChecksumNote 3 | FF2 $\beta$ |
| D0 | Note 5 | ChoppingNote 4 | FF1 $\beta$ |

Notes 1. H level: Conducts, L level: Stops
2. H level: Reverse (CCW), L level: Forward (CW)
3. H level: Normal data input,

L level: Abnormal data input
4. Not output in internal oscillation mode.
5. Select one of D0 to D6 and input "1". If two or more of D0 to D6 are selected, they are positively ORed for output.
<6th byte>

| Bit | Data | Function | Setting |
| :---: | :--- | :--- | :--- |
| D7 | 4-bit data <br> input | $\alpha$ ch <br> Current Set2 | $\alpha$ ch <br> Output current setting 2 <br> EVR: 100 to 250 mV |
| D6 |  |  | Setting (0 to 15) Note |$|$

<4th byte>

| Bit | Data | Function | Setting |
| :---: | :---: | :---: | :---: |
| D7 | 1 or 0 | Current Set $\alpha$ | set2/set1 |
| D6 | 15-bit <br> data <br> High-order <br> 8-bit data input | $\alpha$ Pulse Width | $\begin{aligned} & \alpha \text { ch pulse cycle: } \\ & 0.25 \text { to } \\ & 8,191.75 \mu \mathrm{~s} \end{aligned}$ |
| D5 |  |  |  |
| D4 |  |  |  |
| D3 |  |  | Setting |
| D2 |  |  | (1 to 32,767) |
| D1 |  |  |  |
| D0 |  |  |  |

<5th byte>

| Bit | Data | Function | Setting |
| :---: | :---: | :---: | :---: |
| D7 | 1 or 0 | $\beta$ ROTATION | $\beta$ ch CCW/CW |
| D6 | 1 or 0 | $\beta$ ENABLE | $\beta \mathrm{ch}$ ON/OFF |
| D5 | 6-bit data input | $\beta$ Pulse Number | $\beta$ ch <br> Number of pulses in 1 V <br> Setting (1 to 63) $\Delta \mathrm{n}=4$ pulsesNote |
| D4 |  |  |  |
| D3 |  |  |  |
| D2 |  |  |  |
| D1 |  |  |  |
| D0 |  |  |  |

Note The number of pulses can be varied in 4-pulse steps.
<6th byte>

| Bit | Data | Function | Setting |
| :---: | :---: | :---: | :---: |
| D7 | 15-bit <br> data <br> Low-order <br> 8-bit data input | $\beta$ Pulse Width | $\beta$ ch pulse cycle: 0.25 to $8,191.75 \mu \mathrm{~s}$ <br> Setting $\text { (1 to } 32,767 \text { ) }$ $\Delta \mathrm{t}=0.25 \mu \mathrm{~s}$ |
| D6 |  |  |  |
| D5 |  |  |  |
| D4 |  |  |  |
| D3 |  |  |  |
| D2 |  |  |  |
| D1 |  |  |  |
| D0 |  |  |  |

Note A voltage of about double EVR is output to the FIL pin.
<7th byte>

| Bit | Data | Function | Setting |
| :---: | :---: | :---: | :---: |
| D7 | 4-bit data input | $\beta$ ch <br> Current Set2 | $\beta$ ch <br> Output current setting 2 <br> EVR: 100 to 250 mV <br> Setting (0 to 15) Note |
| D6 |  |  |  |
| D5 |  |  |  |
| D4 |  |  |  |
| D3 | 4-bit data input | $\beta$ ch <br> Current Set1 | $\beta$ ch <br> Output current setting 1 <br> EVR: 100 to 250 mV <br> Setting (0 to 15) Note |
| D2 |  |  |  |
| D1 |  |  |  |
| D0 |  |  |  |

Note A voltage of about double EVR is output to the FIL pin.
<8th byte>

| Bit | Data | Function | Setting |
| :---: | :---: | :---: | :---: |
| D7 | 1 or 0 | Checksum | ChecksumNote |
| D6 | 1 or 0 |  |  |
| D5 | 1 or 0 |  |  |
| D4 | 1 or 0 |  |  |
| D3 | 1 or 0 |  |  |
| D2 | 1 or 0 |  |  |
| D1 | 1 or 0 |  |  |
| D0 | 1 or 0 |  |  |

Note Data is input so that the sum of the first through the eighth bytes is 00 h .
<7th byte>

| Bit | Data | Function | Setting |
| :---: | :---: | :---: | :---: |
| D7 | 1 or 0 | Current Set $\beta$ | set2/set1 |
| D6 | 15-bit <br> data <br> High-order <br> 7-bit data input | $\beta$ Pulse Width | $\beta$ ch pulse cycle: <br> 0.25 to <br> 8,191.75 $\mu \mathrm{s}$ |
| D5 |  |  |  |
| D4 |  |  |  |
| D3 |  |  | Setting |
| D2 |  |  | (1 to 32,767) |
| D1 |  |  |  |
| D0 |  |  |  |

<8th byte>

| Bit | Data | Function | Setting |
| :---: | :---: | :---: | :---: |
| D7 | 1 or 0 | Checksum | ChecksumNote |
| D6 | 1 or 0 |  |  |
| D5 | 1 or 0 |  |  |
| D4 | 1 or 0 |  |  |
| D3 | 1 or 0 |  |  |
| D2 | 1 or 0 |  |  |
| D1 | 1 or 0 |  |  |
| D0 | 1 or 0 |  |  |

Note Data is input so that the sum of the first through the eighth bytes is 00 h .

## DATA CONFIGURATION

Data can be input in either of two ways. Initial data can be input when the power is first applied, or standard data can be input during normal operation. Input serial data with the LSB first, i.e., starting from the D0 bit (LSB) of the first byte. Therefore, the D7 bit of the eighth byte is the most significant bit (MSB).

When inputting initial data, set a start-point wait time that specifies the delay from power application to pulse output, and the start-point drive wait time. At the same time, also set a chopping frequency and a reference voltage (EVR) that determines the output current of each channel. Because the $\mu$ PD16835 has an EXT pin for monitoring the internal operations, the parameter to be monitored can be selected by initial data.

When inputting standard data, input the rotation direction of each channel, the number of pulses, and the data for the pulse cycle.

Initial data or standard data is selected by using bits D5 to D7 of the first byte (see Table 1).

## Table 1. Data Selection Mode (1st byte)

| D7 | D6 | D5 | Data type |
| :---: | :---: | :---: | :--- |
| 1 | 1 | 1 | Initial data |
| 0 | 0 | 0 | Standard data |

If the high-order three bits are high, the initial data is selected; if they are low, the standard data is selected. Data other than $(0,0,0)$ and $(1,1,1)$ must not be input.

Input the serial data during start-point wait time.

## Details of Data Configuration

How to input initial data and standard data is described below.

## (1) Initial data input

## <First byte>

The first byte specifies the type of data (initial data or standard data) and determines the presence or absence of the EXP pin output. Bits D5 to D7 of this byte specify the type of data as shown in Table 1, while bits D0 to D3 select the EXP output (open drain).

Table 2. First Byte Data Configuration

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data | 1 | 1 | 1 | 0 | 0 or 1 | 0 or 1 | 0 or 1 | 0 or 1 |

The EXP pin goes low (current sink) when the input data is " 0 ", and high (high-impedance state) when the input data is " 1 ". Pull this pin up to Vdo for use.
Input "0" to bit D4.

## <Second byte>

The second byte specifies the delay between data being read and data being output. This delay is called the start-up wait time, and the motor can be driven from that point at which the start-up wait time is " 0 ". This time is counted at the rising edge of $\mathrm{V}_{\mathrm{D}}$. The start-up wait time can be set to 65.28 ms (when a $4-\mathrm{MHz}$ clock is input), and can be fine-tuned by means of 8 -bit division ( $256-\mu$ s step: with $4-\mathrm{MHz}$ clock). The start-up wait time is set to 65.28 ms when all the bits of the second byte are set to " 1 ". Always input data other than " 0 " to this byte because the start-up wait time is necessary for latching data. If " 0 " is input to this byte, data cannot be updated. Transfer standard data during the start-up wait time.
<Third byte>
The third byte specifies the delay between the start-point wait time being cleared and the output pulse being generated. This time is called the start-up drive wait time, and the output pulse is generated from the point at which the start-up drive wait time reaches " 0 ". The start-up drive wait time is counted at the falling edge of the start-up wait time. The start-up drive wait time can be set to 65.28 ms (with $4-\mathrm{MHz}$ clock) and can be fine-tuned by means of 8 -bit division ( $256-\mu \mathrm{s}$ step: with $4-\mathrm{MHz}$ clock). The start-up drive wait time is set to 65.28 ms when all the bits of the third byte are " 1 ". Always input data other than " 0 " to this byte because the start-up drive wait time is necessary for latching data. If " 0 " is input to this byte, data cannot be updated.

## <Fourth byte>

The fourth byte selects a chopping frequency by using 5-bit data. It also selects whether the chopping frequency is created by dividing the original oscillation (external clock) or whether the internal oscillator is used. The chopping frequency is selected by bits D0 to D4. Bit D7 specifies the method used to create the chopping frequency. When this bit is " 0 ", the original oscillation (external clock input to OSCIn) is used; when it is " 1 ", the internal oscillator is used. Bits D5 and D6 are fixed to " 0 ". The chopping signal is output after the initial data has been input and the first standard data has been latched (see Timing Chart).

Table 3. Fourth Byte Data Configuration (Initial data)

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data | 0 or 1 | 0 | 0 | 0 or 1 | 0 or 1 | 0 or 1 | 0 or 1 | 0 or 1 |

The chopping frequency is set to 0 kHz and to a value in the range of 32 to 124 kHz (in $4-\mathrm{kHz}$ steps), as follows. Although the chopping frequency is set by 5 bits of data, it is internally configured using 7-bit data (with the loworder 2 bits fixed to 0 ).

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data | 0 or 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data | 0 or 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |

$$
\mathrm{fosc}=0 \mathrm{kHz}
$$

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data | 0 or 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |


| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data | 0 or 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |


| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data | 0 or 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |

$$
\text { fosc }=0 \mathrm{kHz}
$$

$$
\text { fosc }=32 \mathrm{kHz}
$$

$$
\mathrm{fosc}=36 \mathrm{kHz}
$$

$$
\text { fosc }=124 \mathrm{kHz}
$$

## <Fifth byte>

The fifth byte selects a parameter to be output to the EXTOUT pin (logic operation monitor pin). Input data to bits D 0 to D 6 of this byte. Bit D 7 is fixed to " 0 ". There are two EXTOUT pins. EXTOUT $\alpha$ indicates the operating status of $\alpha$ ch, and EXTOUT $\beta$ indicates that of $\beta$ ch. The relationship between each bit and each EXTOUT pin is as shown in Table 4.

Table 4. Fifth Byte Data Configuration (Initial data)

| Bit | Data | EXTOUT $\alpha$ | EXTOUT $\beta$ |
| :--- | :--- | :--- | :--- |
| D7 | 0 | Not used | Not used |
| D6 | 0 or 1 | ENABLE $\alpha$ | ENABLE $\beta$ |
| D5 | 0 or 1 | ROTATION $\alpha$ | ROTATION $\beta$ |
| D4 | 0 or 1 | PULSEOUT $\alpha$ | PULSEOUT $\beta$ |
| D3 | 0 or 1 | FF7 $\alpha$ | FF7 $\beta$ |
| D2 | 0 or 1 | FF3 $\alpha$ | FF3 $\beta$ |
| D1 | 0 or 1 | CHECKSUM | FF2 $\beta$ |
| D0 | 0 or 1 | CHOPPING | FF1 $\beta$ |

The checksum bit is cleared to " 0 " in the event of an error. Normally, it is " 1 ".
If two or more signals that output signals to EXTOUT $\alpha$ and EXTOUT $\beta$ are selected, they are positively ORed for output.
The CHOPPING signal is not output in internal oscillation mode.
The meanings of the symbols listed in Table 4 are as follows:
ENABLE: Output setting (H: Conducts, L: Stops)
ROTATION: Rotation direction (H: Reverse (CCW), L: Forward (CW))
PULSEOUT: Output pulse signal
FF7: $\quad$ Presence/absence of pulse in LATCH cycle (Outputs H level if output pulse information exists in standard data.)
FF3: $\quad$ Pulse gate (output while pulse exists)
FF2: $\quad$ Outputs H level during start-up wait time + start-up drive wait time
FF1: $\quad$ Outputs H level during start-up wait time
CHECKSUM: Checksum output ( H : when normal data is transmitted, L : when abnormal data is transmitted)
CHOPPING: Chopping wave output (in original oscillation mode only)

## <Sixth byte>

The sixth byte sets the peak output current value of $\alpha$ ch. The output current is determined by the EVR reference voltage.
The $250-\mathrm{mV}$ (TYP.) voltage input from an external source to the Vref pin is internally doubled and input to a 4bit D/A converter. By dividing this voltage by 4-bit data, an EVR reference voltage can be set inside the IC within the range of 200 to 500 mV , in units of 20 mV .
The $\mu$ PD16835 can set two values of the EVR reference voltage in advance. This is done by using bits D0 to D3 or D4 to D7. Which of the two EVR reference voltage values is to be used is specified by the CURRENT_SET bit in the standard data.
If all the bits of the sixth byte are " 0 ", the EVR reference voltage of 200 mV is selected; if they are " 1 ", the EVR reference voltage of 500 mV is selected.

Table 5. Sixth Byte Data Configuration (Initial data)

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data | 0 or 1 | 0 or 1 | 0 or 1 | 0 or 1 | 0 or 1 | 0 or 1 | 0 or 1 | 0 or 1 |

Bits D4 to D7: Reference voltage 2 (EVR $\alpha 2$ )
Bits D0 to D3: Reference voltage 1 (EVR $\alpha 1$ )

## <Seventh byte>

The seventh byte specifies the peak output current value of $\beta \mathrm{ch}$. The output current is determined by the EVR reference voltage.
The $250-\mathrm{mV}$ (TYP.) voltage input from an external source to the Vref pin is internally doubled and input to a 4bit D/A converter. By dividing this voltage by 4-bit data, an EVR reference voltage can be set inside the IC within a range of 200 to 500 mV , in units of 20 mV .
The $\mu$ PD16835 can set two values of the EVR reference voltage in advance. This is done using bits D0 to D3 or D4 to D7. Which of the two EVR reference voltage values is to be used is specified by the CURRENT_SET bit in the standard data.
If all the bits of the seventh byte are " 0 ", the EVR reference voltage of 200 mV is selected; if they are " 1 ", the EVR reference voltage of 500 mV is selected.

Table 6. Seventh Byte Data Configuration (Initial data)

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data | 0 or 1 | 0 or 1 | 0 or 1 | 0 or 1 | 0 or 1 | 0 or 1 | 0 or 1 | 0 or 1 |

Bits D4 to D7: Reference voltage $2\left(\mathrm{EVR}_{\beta 2}\right)$
Bits D0 to D3: Reference voltage 1 (EVR ${ }_{\beta 1}$ )

## <Eighth byte>

The eighth byte is checksum data. Normally, the sum of the 8 -byte data is 00 h .
If the sum is not 00 h because data transmission is abnormal, the stepping operation is inhibited and the checksum output pin (EXT pin) is kept " L ".

## (2) Standard data input

## <First byte>

The first byte specifies the type of data and whether the EXP pin output is used, such as when the initial data is input.

Table 7. First Byte Data Configuration

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data | 1 | 1 | 1 | 0 | 0 or 1 | 0 or 1 | 0 or 1 | 0 or 1 |

The EXP pin goes low (current sink) when the input data is " 0 ", and high (high-impedance state) when the input data is " 1 ". Input " 0 " to bit D4.

## <Second byte>

The second byte specifies the rotation direction of the $\alpha$ channel, enables output of the $\alpha$ channel, and the number of pulses ( 252 pulses MAX.) during the 1VD period (in 1 cycle of FF2) of the $\alpha$ channel.
Bit D7 is used to specify the rotation direction. The rotation is in the forward direction (CW mode) when this bit is " 0 "; it is in the reverse direction (CCW mode) when the bit is " 1 ".
Bit D6 is used to enable the output of the $\alpha$ channel. The $\alpha$ channel enters the high-impedance state when this bit is " 0 "; it is in conduction mode when the bit is " 1 ".
The number of pulses is set by bits D0 to D5. It is set by 6 bits in terms of software. However, the actual circuit uses an 8 -bit counter with the low-order two bits fixed to " 0 ". Therefore, the number of pulses that is actually generated during start-up wait time + start-up drive wait (FF2) cycle is the number of pulses input $\times 4$. The number of pulses can be set to a value in the range of 0 to 252 , in units of four pulses.

Table 8. Second Byte Data Configuration (Standard data)

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data | 0 or 1 | 0 or 1 | 0 or 1 | 0 or 1 | 0 or 1 | 0 or 1 | 0 or 1 | 0 or 1 |

## <Third and fourth bytes>

The third and fourth bytes select the pulse cycle of the $\alpha$ channel and which of the two reference voltages, created in the initial mode, is to be used (CURRENT SET $\alpha$ ).
The pulse cycle is specified using 15 bits: bits D0 (least significant bit) to D7 of the third byte, and bits D0 to D6 (most significant bit) of the fourth byte. The pulse cycle can be set to a value in the range of 0.25 to $8,191.75 \mu \mathrm{~s}$ in units of $0.25 \mu \mathrm{~s}$ (with a $4-\mathrm{MHz}$ clock).
CURRENT SET $\alpha$ is specified by bit D7 of the fourth byte. When this bit is " 0 ", reference voltage 1 (EVR $\alpha 1$ ) is selected; when it is " 1 ", reference voltage 2 (EVR $\alpha 2$ ) is selected. For further information, refer to the description of the sixth byte of the initial data.

Table 9. Fourth Byte Data Configuration (Standard data)


Table 10. Third Byte Data Configuration (Standard data)

(Reference) Sixth Byte Data Configuration for Initial Data

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data | 0 or 1 | 0 or 1 | 0 or 1 | 0 or 1 | 0 or 1 | 0 or 1 | 0 or 1 | 0 or 1 |

Bits D4 to D7: Reference voltage 2 (EVR $\alpha 2$ )
Bits D0 to D3: Reference voltage 1 (EVR $\alpha 1$ )

## <Fifth byte>

The fifth byte specifies the rotation direction of the $\beta$ channel, enables output of the $\beta$ channel, and the number of pulses ( 252 pulses MAX.) during the 1Vo period (in one cycle of FF2) of the $\beta$ channel.
Bit D7 is used to specify the rotation direction. The rotation is in the forward direction (CW mode) when this bit is " 0 "; it is in the reverse direction (CCW mode) when the bit is " 1 ".
Bit D6 is used to enable the output of the $\beta$ channel. The $\beta$ channel goes into a high-impedance state when this bit is " 0 "; it is in the conduction mode when the bit is " 1 ".
The number of pulses is set by bits D0 to D5. It is set by six bits in terms of software. However, the actual circuit uses an 8 -bit decoder with the low-order two bits fixed to " 0 ". Therefore, the number of pulses that is actually generated during start-up wait time + start-up drive wait (FF2) cycle is the number of pulses input $\times 4$. The number of pulses can be set in a range of 0 to 252 and in units of four pulses.

Table 11. Fifth Byte Data Configuration (Standard data)


## <Sixth and seventh bytes>

The sixth and seventh bytes select the pulse cycle of the $\beta$ channel and which of the two reference voltages, created in the initial mode, is to be used (CURRENT SET $\beta$ ).
The pulse cycle is specified using 15 bits: bits D0 (least significant bit) to D7 of the sixth byte, and bits D0 to D6 (most significant bit) of the seventh byte. The pulse cycle can be set to a value in the range of 0.25 to $8,191.75$ $\mu \mathrm{s}$ in units of $0.25 \mu \mathrm{~s}$ (with a $4-\mathrm{MHz}$ clock).
CURRENT SET $\beta$ is specified by bit D7 of the seventh byte. When this bit is " 0 ", reference voltage 1 (EVR $\beta_{1}$ ) is selected; when it is " 1 ", reference voltage $2\left(\right.$ EVR $\left._{\beta 2}\right)$ is selected. For further information, refer to the description of the seventh byte of the initial data.

Table 12. Seventh Byte Data Configuration (Standard data)


Table 13. Sixth Byte Data Configuration (Standard data)

(Reference) Seventh Byte Data Configuration for Initial Data

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data | 0 or 1 | 0 or 1 | 0 or 1 | 0 or 1 | 0 or 1 | 0 or 1 | 0 or 1 | 0 or 1 |

Bits D4 to D7: Reference voltage $2\left(E^{2} R_{\beta 2}\right)$
Bits D0 to D3: Reference voltage 1 (EVR ${ }_{\beta 1}$ )

## <Eighth byte>

The eighth byte is checksum data. Normally, the sum of the 8 -byte data is 00 h .
If the sum is not 00 h because data transmission is abnormal, the stepping operation is inhibited and the checksum output pin (EXT pin) is held at " L ".

## Data Update Timing

The standard data (pulse width, number of pulses, rotation direction, current setting, and ENABLE) of this product are set and updated at the following latch timing.

Table 14. Data Update Timing

| ENABLE change | $1 \rightarrow 1$ | $0 \rightarrow 1$ | $1 \rightarrow 0$ | $0 \rightarrow 0$ |
| :--- | :---: | :---: | :---: | :---: |
| Pulse width | FF2 $\downarrow$ | FF2 $\downarrow$ | FF2 $\downarrow$ | - |
| Number of pulses | FF2 $\downarrow$ | FF2 $\downarrow$ | FF2 $\downarrow$ | - |
| Rotation direction | FF2 $\downarrow$ | FF2 $\downarrow$ | FF2 $\downarrow$ | - |
| Current setting | FF2 $\downarrow$ | FF1 $\downarrow$ | FF2 $\downarrow$ | - |
| ENABLE | FF2 $\downarrow$ | FF1 $\downarrow$ | FF2 $\downarrow$ | - |

The timing at which data is to be updated differs, as shown in Table 14, depending on the enabled status.
For example, suppose the enable signal is currently " 0 " (output high-impedance) and " 1 " (output conduction) is input by the next data. In this case, the pulse width, number of pulses, and rotation direction signals are updated at FF2 (upon the completion of start-up wait), and the current setting and ENABLE signals are updated at FF1 (upon completion of start-up drive wait).


|  | (1) | (2) |  |
| :--- | :--- | :--- | :--- |
| Pulse width | Internal data retained. <br> Output reset | Not output | (3) |
| Rotation direction | Internal output retained | Not output to S2 data at FF2 |  |
| Number of pulses | Internal data retained. <br> Output reset | Not output |  |
| Current setting | Internal output retained | Not output | Updated to S2 data at either FF1 or FF2 <br> by enable data of (2) |
| ENABLE | Internal output retained | Not output |  |

The initial mode of this product is as follows.
The IC operation can be initialized as follows:
(1) Turns ON Vdd.
(2) Make RESET input "L".
(3) Input serial initial data.

In initial mode, the operating status of the IC is as shown in Table 15.

Table 15. Operations in Initial Mode

| Item | Specifications |
| :--- | :--- |
| Current consumption | $100 \mu \mathrm{~A}$ |
| OSC | Oscillation stops. <br> Input of external clock is inhibited. |
| VD | Input inhibited. |
| FF1 to FF7 | "L" level |
| PULSE OUT | "L" level |
| EXP0 to EXP3 | Undefined in the case of (1) above. <br> Crevious value is retained in the case of (2) above. <br> Can be updated by serial data in the case of (3) above. |
| Serial operation | Can be accessed after initialization in the case of (1) above. <br> Can be accessed after RESET has gone "H" in the case of (2) above. <br> Can be accessed in the case of (3) above. |

Step pulse output is inhibited and FF7 is made " $L$ " if the following conditions are satisfied.
(1) If the set number of pulses (2nd/5th: standard data) is 00 h .
(2) If the checksum value is other than $00 h$.
(3) If the start-up wait time is set to 1 Vd or longer.
(4) If the start-up wait time + start-up drive wait time is set to $1 V_{D}$ or longer.
(5) If start-up wait is completed earlier than LATCH ( $\downarrow$ ).
(6) If $V_{D}$ is not input.

## HINTS ON CORRECT USE

(1) With this product, input the data for start-up wait and start-up drive wait.

Because the standard data are set or updated by these wait times, if the start-up wait time and start-up drive wait time are not input, the data are not updated.
(2) The start-up wait time must be longer than LATCH.
(3) If the rising of the start-up drive wait time is the same as the falling of the last output pulse, a count error occurs, and the IC may malfunction.
(4) Input the initial data in a manner that it does not straddle the video sync signal (VD).

If it does, the initial data is not latched.
(5) Transmit the standard data during the start-up wait time (FF1). If it is input at any other time, the data may not be transmitted correctly.
(6) If the LGND potential is undefined, the data may not be input correctly. Keep the LGND potential to the minimum level. It is recommended that LGND and PGND be divided for connection (single ground) to prevent the leakage of noise from the output circuit.

## PACKAGE

## 38 PIN PLASTIC SHRINK SOP (300 mil)


detail of lead end


| ITEM | MILLIMETERS | INCHES |
| :---: | :---: | :---: |
| A | $12.45_{-0.2}^{+0.26}$ | $0.490_{-0.008}^{+0.011}$ |
| B | 0.51 MAX. | 0.020 MAX. |
| C | 0.65 (T.P.) | 0.026 (T.P.) |
| D | $0.32_{-0.07}^{+0.08}$ | $0.013_{-0.004}^{+0.003}$ |
| E | $0.125 \pm 0.075$ | $0.005 \pm 0.003$ |
| F | 2.0 MAX. | 0.079 MAX. |
| G | $1.7 \pm 0.1$ | $0.067 \pm 0.004$ |
| H | $8.1 \pm 0.3$ | $0.319 \pm 0.012$ |
| I | $6.1 \pm 0.2$ | $0.240 \pm 0.008$ |
| J | $1.0 \pm 0.2$ | $0.039_{-0.008}^{+0.009}$ |
| K | $0.17_{-0.07}^{+0.08}$ | $0.007_{-0.004}^{+0.003}$ |
| L | $0.5 \pm 0.2$ | $0.020_{-0.009}^{+0.008}$ |
| M | 0.10 | 0.004 |
| N | 0.10 | 0.004 |
| P | $3_{-3^{\circ}}^{\circ}$ | $3_{-3^{\circ}}^{\circ^{\circ}}$ |
|  |  | P38GS-65-300B-2 $^{\circ}$ |

## RECOMMENDED SOLDERING CONDITIONS

This product should be soldered under the following conditions.
For details of the soldering method and when soldering under conditions other than those given below, contact NEC.

- For details of the recommended soldering conditions, refer to the Semiconductor Device Mounting Technology Manual.

| Soldering method | Soldering conditions | Symbol indicating recommended soldering |
| :---: | :---: | :---: |
| Infrared reflow | Package peak temperature: $235^{\circ} \mathrm{C}$, Time: 30 seconds MAX. (at $210^{\circ} \mathrm{C}$ MIN.), Number of times: 3 MAX., Number of days: NoneNote, Flux: Rosin-based flux with low chlorine content (chlorine 0.2 Wt\% MAX.) is recommended. | IR35-00-3 |
| VPS | Package peak temperature: $215^{\circ} \mathrm{C}$, Time: 40 seconds MAX. (at $200^{\circ} \mathrm{C}$ MIN.), <br> Number of times: 3 MAX., Number of days: NoneNote, <br> Flux: Rosin-based flux with low chlorine content (chlorine 0.2 Wt\% MAX.) is recommended. | VP-15-00-3 |
| Wave soldering | Package peak temperature: $260^{\circ} \mathrm{C}$, Time: 10 seconds MAX., Preheating temperature: $120^{\circ} \mathrm{C}$ MAX., Number of times: 1, Flux: Rosin-based flux with low chlorine content (chlorine 0.2 Wt\% MAX.) is recommended. | WS60-00-1 |

Note Number of days the device can be stored after the dry pack has been opened, at conditions of $25^{\circ} \mathrm{C}$, $65 \%$ RH.

## Caution Do not use two or more soldering methods in combination.

[MEMO]

NEC $\mu$ PD16835
[MEMO]
[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
NEC devices are classified into the following three quality grades:
"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.
The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.
Anti-radioactive design is not implemented in this product.


[^0]:    Document No. G11594EJ1V0DS00 (1st edition)
    Date Published August 1998 J CP(K)

