
# INTEGRATED CIRCUITS



Product specification Supersedes data of 1994 Jul 25 IC23 Data Handbook

1998 Feb 19



Philips Semiconductors

# 74LVT16646A

#### **FEATURES**

- 16-bit universal bus interface
- 3-State buffers
- Output capability: +64mA/-32mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- No bus current loading when output is tied to 5V bus
- Power-up reset
- Power-up 3-State
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

#### QUICK REFERENCE DATA

#### DESCRIPTION

The 74LVT16646A is a high-performance BiCMOS product designed for  $V_{CC}$  operation at 3.3V.

This device is a 16-bit transceiver featuring non-inverting 3-State bus compatible outputs in both send and receive directions. The control function implementation minimizes external timing requirements. The device features an Output Enable  $(\overline{OE})$  input for easy cascading and a Direction (DIR) input for direction control.


Data on the A or B bus is clocked into the registers on the Low to High transition of the appropriate clock (CPAB or CPBA). The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode data).

SYMBOL	PARAMETER	CONDITIONS T <sub>amb</sub> = 25°C	TYPICAL	UNIT
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nAx to nBx or nBx to nAx	$C_L = 50 pF;$ $V_{CC} = 3.3 V$	1.9	ns
C <sub>IN</sub>	Input capacitance	$V_{I} = 0V \text{ or } 3.0V$	3	pF
C <sub>I/O</sub>	I/O pin capacitance	Outputs disabled; $V_{I/O} = 0V$ or 3.0V	9	pF
I <sub>CCZ</sub>	Total supply current	Outputs disabled; $V_{CC} = 3.6V$	70	μA

#### **ORDERING INFORMATION**

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
56-Pin Plastic SSOP Type III	-40°C to +85°C	74LVT166646A DL	VT16646A DL	SOT371-1
56-Pin Plastic TSSOP Type II	-40°C to +85°C	74LVT16646A DGG	VT16646A DGG	SOT364-1

### LOGIC SYMBOL (IEEE/IEC)




## 74LVT16646A

		_	
1DIR [	1	56	1 <del>0E</del>
1CPAB	2	55	1CPBA
1SAB	3	54	1SBA
GND	4	53	GND
1A0 [	5	52	1B0
1A1 [	6	51	1B1
Vcc [	7	50	VCC
1A2 [	8	49	1B2
1A3 [	9	48	1B3
1A4 [	10	47	1B4
GND [	11	46	GND
1A5 [	12	45	1B5
1A6 [	13	44	1B6
1A7 [	14	43	1B7
2A0 [	15	42	2B0
2A1 [	16	41	2B1
2A2 [	17	40	2B2
GND [	18	39	GND
2A3 [	19	38	2B3
2A4 [	20	37	2B4
2A5 [	21	36	2B5
V <sub>CC</sub> [	22	35	V <sub>CC</sub>
2A6 [	23	34	2B6
2A7 [	24	33	2B7
GND [	25	32	GND
2SAB	26	31	2SBA
2CPAB	27	30	2CPBA
2DIR	28	29	20E
	Sł	400026	

### **PIN CONFIGURATION**

#### LOGIC SYMBOL




### **PIN DESCRIPTION**


PIN NUMBER	SYMBOL	NAME AND FUNCTION
2, 55, 27, 30	1CPAB, 1CPBA, 2CPAB, 2CPBA	Clock input A to B / Clock input B to A
3, 54, 26, 31	1SAB, 1SBA, 2SAB, 2SBA	Select input A to B / Select input B to A
1, 28	1DIR, 2DIR	Direction control inputs
5, 6, 8, 9, 10, 12, 13, 14 15, 16, 17, 19, 20, 21, 23, 24	1A0 - 1A7, 2A0 - 2A7	Data inputs/outputs (A side)
52, 51, 49, 48, 47, 45, 44, 43 42, 41, 40, 38, 37, 36, 34, 33	1B0 - 1B7, 2B0 - 2B7	Data inputs/outputs (B side)
56, 29	1 <del>0E</del> , 2 <del>0E</del>	Output enable inputs
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0V)
7, 22, 35, 50	V <sub>CC</sub>	Positive supply voltage

74LVT16646A

The following examples demonstrate the four fundamental bus-management functions that can be performed with the 74LVT16646A.



# 74LVT16646A



### LOGIC DIAGRAM

#### FUNCTION TABLE

		INPUTS	3			DATA I/O		
nOE	nDIR	nCPAB	nCPBA	nSAB	nSBA	nAx	nBx	OPERATING MODE
х	Х	Ť	Х	Х	Х	Input	Unspecified output*	Store A, B unspecified
х	Х	Х	Ŷ	Х	Х	Unspecified output*	Input	Store B, A unspecified
H H	X X	↑ H or L	↑ H or L	X X	X X	Input	Input	Store A and B data Isolation, hold storage
L	L L	X X	X H or L	X X	L H	Output	Input	Real time B data to A bus Stored B data to A bus
L L	H H	X H or L	X X	L H	X X	Input	Output	Real time A data to B bus Stored A data to B bus

H = High voltage level

L = Low voltage level

X = Don't care $\uparrow = Low-to-Hig$ 

 $\uparrow = Low-to-High clock transition$ 

The data output function may be enabled or disabled by various signals at the nOE input. Data input functions are always enabled, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock.

## 74LVT16646A

### ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +4.6	V
I <sub>IK</sub>	DC input diode current	V <sub>1</sub> < 0	-50	mA
VI	DC input voltage <sup>3</sup>		-0.5 to +7.0	V
I <sub>OK</sub>	DC output diode current	V <sub>O</sub> < 0	-50	mA
V <sub>OUT</sub>	DC output voltage <sup>3</sup>	Output in Off or High state	-0.5 to +7.0	V
		Output in Low state	128	
IOUT	DC output current	Output in High state	-64	- mA
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction 2. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

#### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	LIM	UNIT	
STWBUL	FARAIMEIER	MIN	MAX	UNIT
V <sub>CC</sub>	DC supply voltage	2.7	3.6 V	
VI	Input voltage	0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.0		V
V <sub>IL</sub>	Input voltage		0.8	V
I <sub>ОН</sub>	High-level output current		-32	mA
	Low-level output current		32	mA
OL	$I_{OL}$ Low-level output current; current duty cycle $\leq$ 50%; f $\geq$ 1kHz		64	IIIA
Δt/Δv	Input transition rise or fall rate; Outputs enabled		10	ns/V
T <sub>amb</sub>	Operating free-air temperature range	-40	+85	°C

#### 1998 Feb 19

# 3.3V 16-bit bus transceiver (3-State)

## **DC ELECTRICAL CHARACTERISTICS**

					LIMITS			
SYMBOL	PARAMETER TEST CONDITIONS		Temp = -40°C to +85°C			UNIT		
				MIN	TYP <sup>1</sup>	МАХ		
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = 2.7V; I_{IK} = -18mA$			-0.85	-1.2	V	
		$V_{CC} = 2.7$ to 3.6V; $I_{OH} = -100\mu A$		V <sub>CC</sub> -0.2	V <sub>CC</sub>			
V <sub>OH</sub>	High-level output voltage	$V_{CC} = 2.7V; I_{OH} = -8mA$		2.4	2.5		V	
		$V_{CC} = 3.0V; I_{OH} = -32mA$		2.0	2.3			
		$V_{CC} = 2.7 V; I_{OL} = 100 \mu A$			.07	0.2		
		V <sub>CC</sub> = 2.7V; I <sub>OL</sub> = 24mA			.03	0.5		
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 16mA			0.25	0.4	V	
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 32mA			0.3	0.5		
		$V_{CC} = 3.0V; I_{OL} = 64mA$			0.4	0.55		
V <sub>RST</sub>	Power-up output low voltage <sup>5</sup>	$V_{CC}$ = 3.6V; $I_{O}$ = 1mA; $V_{I}$ = GND or $V_{CC}$				0.55	V	
		$V_{CC} = 3.6V; V_I = V_{CC} \text{ or GND}$	Control ning		0.1	±1		
		$V_{CC} = 0 \text{ or } 3.6 \text{V}; \text{ V}_{\text{I}} = 5.5 \text{V}$	Control pins		0.1	10		
II.	Input leakage current	$V_{CC} = 3.6V; V_1 = 5.5V$			0.1	20	μΑ	
		$V_{CC} = 3.6V; V_{I} = V_{CC}$	I/O Data pins <sup>4</sup>		0.5	10		
		$V_{CC} = 3.6V; V_{I} = 0$	1		0.1	-5		
I <sub>OFF</sub>	Output off current	$V_{CC} = 0V$ ; $V_{I}$ or $V_{O} = 0$ to 4.5V	•		0.1	±100	μΑ	
		$V_{CC} = 3V; V_I = 0.8V$		75	130			
I <sub>HOLD</sub>	Bus Hold current A or B outputs <sup>7</sup>	$V_{CC} = 3V; V_{I} = 2.0V$		-75	-140		μA	
		$V_{CC} = 0V$ to 3.6V; $V_{CC} = 3.6V$		±500				
$I_{\text{EX}}$	Current into an output in the High state when $V_O > V_{CC}$	$V_{O} = 5.5V; V_{CC} = 3.0V$			50	125	μA	
I <sub>PU/PD</sub>	Power up/down 3-State output current <sup>3</sup>	$V_{CC} \le 1.2V$ ; $V_O = 0.5V$ to $V_{CC}$ ; $V_I = GND$ or $V_{CC}$ ; OE/OE = Don't care			35	±100	μA	
I <sub>CCH</sub>		$V_{CC} = 3.6V$ ; Outputs High, $V_I = GND$ or $V_{CC}$ , $I_O = 0$			0.07	0.12		
I <sub>CCL</sub>	Quiescent supply current	$V_{CC}$ = 3.6V; Outputs Low, $V_{I}$ = GND or $\setminus$	/ <sub>CC,</sub> I <sub>O</sub> = 0		4.9	6	mA	
I <sub>CCZ</sub>	1	$V_{CC}$ = 3.6V; Outputs Disabled; $V_{I}$ = GNE	0 or $V_{CC, I_0} = 0^6$		0.07	0.12	1	
$\Delta I_{CC}$	Additional supply current per input pin <sup>2</sup>	$V_{CC} = 3V$ to 3.6V; One input at $V_{CC}$ -0.6V Other inputs at $V_{CC}$ or GND	Ι,		0.1	0.2	mA	

#### NOTES:

All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.
This is the increase in supply current for each input at the specified voltage level other than V<sub>CC</sub> or GND.
This parameter is valid for any V<sub>CC</sub> between 0V and 1.2V with a transition time of up to 10msec. From V<sub>CC</sub> = 1.2V to V<sub>CC</sub> = 3.3V ± 0.3V a. transition time of 100µsec is permitted. This parameter is valid for T<sub>amb</sub> = 25°C only.
Unused pins at V<sub>CC</sub> or GND.
For wold for the quete data must not be leaded into the flip flope (or latebox) often applying power.

5. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.

6.  $I_{CCZ}$  is measured with outputs pulled to  $V_{CC}$  or GND. 7. This is the bus hold overdrive current required to force the input to the opposite logic state.

# Product specification

# 74LVT16646A

### AC CHARACTERISTICS

GND = 0V;  $t_R = t_F = 2.5ns$ ;  $C_L = 50pF$ ;  $R_L = 500\Omega$ ;  $T_{amb} = -40^{\circ}C$  to +85°C.

			LIMITS				
SYMBOL	PARAMETER	WAVEFORM	Vc	<sub>C</sub> = 3.3V ±0	.3V	V <sub>CC</sub> = 2.7V	UNIT
			MIN	TYP <sup>1</sup>	MAX	MAX	1
f <sub>MAX</sub>	Maximum clock frequency	1	150				MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nAx to nBx or nBx to nAx	2 3	0.5 0.5	1.9 1.9	3.7 3.7	4.3 4.4	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nCPAB to nBx or nCPBA to nAx	1	1.5 1.5	2.7 2.4	4.5 4.5	5.3 5.2	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nSAB to nBx or nSBA to nAx	2	1.0 1.0	2.5 2.8	4.9 4.9	5.7 5.7	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time to High and Low level	5 6	1.0 1.0	2.7 2.5	4.3 4.4	5.1 5.2	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time from High and Low Level	5 6	1.5 1.5	3.2 2.9	5.2 4.6	5.5 4.7	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable time nDIR to nAx or nBx	5 6	1.0 1.0	2.9 2.8	4.5 4.6	5.3 5.3	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable time nDIR to nAx or nBx	5 6	1.0 1.0	3.1 2.9	5.7 5.2	6.6 5.7	ns

NOTE:

1. All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> =  $25^{\circ}$ C.


#### AC SETUP REQUIREMENTS

GND = 0V;  $t_R = t_F = 2.5ns$ ;  $C_L = 50pF$ ,  $R_L = 500\Omega$ ;  $T_{amb} = -40^{\circ}C$  to +85°C.


SYMBOL	PARAMETER	WAVEFORM	V <sub>CC</sub> = 3.3	3V ±0.3V	V <sub>CC</sub> = 2.7V	UNIT
			MIN	ТҮР	MIN	
ts(H) ts(L)	Setup time, High or Low nAx to nCPAB or nBx to nCPBA	4	1.0 1.9	0.6 0.4	1.1 2.4	ns
th(H) th(L)	Hold time, High or Low nAx to nCPAB or nBx to nCPBA	4	1.0 1.0	0.4 0.5	1.0 1.0	ns
tw(H) tw(L)	Pulse width, High or Low nCPAB or nCPBA	1	2.6 2.8	2.2 2.4	2.6 2.8	ns


### AC WAVEFORMS

 $V_{M}$  = 1.5V,  $V_{IN}$  = GND to 2.7V




Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency






74LVT16646A


# 3.3V 16-bit bus transceiver (3-State)




#### Waveform 3. Propagation Delay, nSBA to nAx or nSAB to nBx




Waveform 4. Data Setup and Hold Times



Waveform 5. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 6. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level



## DEFINITIONS

open

t<sub>PLH</sub>/t<sub>PHL</sub>


- $R_L$  = Load resistor; see AC CHARACTERISTICS for value.
- $C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- $\label{eq:RT} \textbf{R}_{T} = \quad \mbox{Termination resistance should be equal to } \textbf{Z}_{OUT} \mbox{ of } \\ \mbox{pulse generators.} \end{cases}$

Amplitude Rep. Rate t <sub>W</sub> t <sub>R</sub> t <sub>F</sub>	FAMILY	INPUT PULSE REQUIREMENTS					
	FAMILY	Amplitude	Rep. Rate	t <sub>W</sub>	t <sub>R</sub>	t <sub>F</sub>	
74LVT16 2.7V ≤10MHz 500ns ≤2.5ns ≤2.5n	74LVT16	2.7V	≤10MHz	500ns	≤2.5ns	≤2.5ns	


#### SW00003

## TEST CIRCUIT AND WAVEFORMS

## 74LVT16646A



## 74LVT16646A



## 74LVT16646A

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

#### Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code

Document order number:

Date of release: 05-96 9397-750-03559

Let's make things better.



PHILIPS