# 524,288K WORD x 8 Bit High Speed CMOS Static RAM

### **FEATURES**

· Fast Access Time: 70,85,100ns(Max.)

Low Power Dissipation

Standby (CMOS): 11mW(Typ.)

1.1µW(Typ.) L-Version

275μW(Typ.) LL-Version

Operating : 137.5mW(Max.)

- Single 5V  $\pm$  10% power supply

· Wide temperature operatint: -40° C~85° C

TTL Compatible inputs and outputs

Three State Output

· Low Data Retention Voltage:2V(Min)

Standard Pin Configuration

KM684000LGI/LGI-L : 32-SOP-525 KM684000LTI/LTI-L : 32-TSOP2-400F KM684000LRI/LRI-L : 32-TSOP2-400R

#### **GENERAL DESCRIPTION**

The KM684000Ll/Ll-L is a 4,194,304-bit high-speed Static Random Access Memory organized as 524, 288 words by 8 bits.

The device is fabricated using Samsung's advanced CMOS process.

The KM684000Ll/LI-L has an output enable input for precise control of the data outputs.


It also has chip enable inputs for the minimum current power down mode

The KM684000Ll/Ll-L has been designed for high speed and low power applications.

It is particularly well suited for battery back-up nonvolatile memory application.

## **FUNCTIONAL BLOCK DIAGRAM**

## PIN CONFIGURATION (Top Views)



Pin Name	Pin Function
A0-A18	Address Inputs
WE	Write Enable input
<u></u> CS	Chip Select Input
ŌĒ	Output Enable input
I/O1~I/O8	Data Inputs/Outputs
Vcc	Power(+5V)
Vss	Ground



### **ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	Vin, Vout	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation	Po	1.0	W
Storage Temperature	Тѕтс	-55 to 150	°C
Operating Temperature	TA	-40 to 85	· °C

<sup>\*</sup> Stresses greater than those listed under "ABSOLUTE MAXIMUM RATINGS" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED OPERATING CONDITIONS (TA=40 to 85°C)

Item	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	٧
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.2	<del>-</del>	Vcc+0.5	٧
Input Low Voltage	VIL	-0.3*	_	0.8	V

<sup>\*</sup> VIL(min.)=-3.0V for < 50ns pulse

### DC AND OPERATING CHARACTERISTICS

(Ta=-40 to 85°C, Vcc=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	on	Min	Max	Unit
Input Leakage Current	ILI	Vin=Vss to Vcc		-1	+1	μΑ
Output Leakage Current	llo	CS=VIN or WE=VIL OE=VIH, VI/O=VS	s to Vcc	-1	+1	μΑ
Operating Power Supply Current	Icc	CS=ViL, VIN=VIL or VIH, II/O=0mA		25	mA	
Average Operating	lcc1	Cycle Time=1µs, 100% Duty CS≤0.2V, Viн≥Vcc-0.2V ViL≤	$5 \le 0.2$ V, ViH $\ge$ Vcc-0.2V ViL $\le 0.2$ V, II/O=0mA			
Garrone	ICC2	Vin=Vss to Vcc    -1      CS=Vin or WE=Vil OE=Vih, Vvo=Vss to Vcc    -1      CS=Vil, Vin=Vil or Vih, Ivo=0mA      Cycle Time=1µs, 100% Duty CS≤0.2V, Vih≥Vcc-0.2V Vil≤0.2V, Ivo=0mA      Min Cycle, 100% Duty CS=Vil Vin=Vil or Vih Ilo=0mA      CS=Vih      CS=Vih      CS>Vcc-0.2V      Vin≥Vcc-0.2 or Vin≤0.2V      IoL=2.1mA		70	mA	
	ISB	CS=ViH			3	mA
Standby Power Supply Current	ISB1	CS≥Vcc-0.2V	L		100	μA
Odiferia	1381	Vin≥Vcc-0.2 or Vin≤0.2V	L-L		50	μΑ
Output Low Voltage	Vol	IoL=2.1mA			0.4	V
Output High Voltage	Voн	IOH=-1.0mA		2.4		٧

## CAPACITANCE (f=1MHz, TA=25°C)


Item	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	Cin	VIN=0V	-	8	pF
Input/Output Capacitance	Ci/o	VI/O=0V		10	pF

<sup>\*</sup> Note: Capacitance is sampled and not 100% tested.

# **TEST CONDITIONS** (Ta=-40 to $85^{\circ}$ C, Vcc=5V $\pm$ 10%, unless otherwise specified)

Parameter	Value
Input Pulse Level	0.8 to 2.4V
Input Rise and Fall Time	5 ns
Input and Output Timing Reference Levels	1.5 V
Output Load	C <sub>L</sub> =100pF+1TTL

#### **TEST CIRCUIT**



\* Including Scope and Jig Capacitance

## **READ CYCLE**

Parameter	Symbol	KM684000LI-7 KM684000LI-7L		KM684000LI-8 KM684000LI-8L		KM684000LI-10 KM684000LI-10L		Unit
·		Min	Max	Min	Max	Min	Max	
Read Cycle Time	trc	70		85		100		ns
Address Access Time	taa		70		85		100	ns
Chip Select to Output	tco		70		85		100	ns
Output Enable to Valid Output	toe		35		40		50	ms
Chip Enable to Low-Z Output	tLZ	10		10	7	10		ns
Output Enable to Low-Z Output	toLZ	5		5	!	5		ns
Output Disable to High-Z Output	tHZ	0	25	0	30	0	30	ns
Output Disable to High-Z Output	tonz	0	25	0	30	0	30	ns
Output Hold from Address Change	· toн	10		10		10		ns




## **WRITE CYCLE**

Parameter	Symbol	KM684000LI-7 KM684000LI-7L		KM684000LI-8 KM684000LI-8L		KM684000LI-10 KM684000LI-10L		Unit
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	twc	70		85		100		ns
Chip Select to End of Write	tcw	60		70		80		ns
Address Set-up Time	tas	0		0		0		ns
Address Valid to End of Write	taw	60		70		80		ns
Write Pulse Width	twp	50		55		60		ns
Write Recovery Time	twn	0		0		0		ns
Write to Output High-Z	twnz	0	30	0	30	0	30	ns
Data to Write Time Overlap	tow	30		35		40		ns
Data Hold from Write Time	tон	0		0		0		ns
End of Write to Output Low-Z	tow .	5		5		5		ns


## **TIMING DIAGRAMS**

## TIMING WAVEFORM OF READ CYCLE (1) (Address Controlled)

 $(\overline{CS} = \overline{OE} = V_{IL}, \ \overline{WE} = V_{IH})$ 




### TIMING WAVEFORM OF READ CYCLE (2) (WE = VIH)



#### **Notes (READ CYCLE)**


- t<sub>HZ</sub> and t<sub>OHZ</sub> are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V<sub>OH</sub> or V<sub>OL</sub> levels.
- 2. At any given temperature and voltage condition, t<sub>HZ</sub> (max.) is less than t<sub>LZ</sub> (min.) both for a given device and from device to device.

## TIMING WAVEFORM OF WRITE CYCLE (1) (OE = Clock)





#### TIMING WAVEFORM OF WRITE CYCLE (2) (OE = Low Fixed)



#### Notes (WRITE CYCLE)

- A write occurs during the overlap of a low CS and a low WE. A write begins at the latest transition among CS going low and WE going low: A write ends at the earlist transition among CS going high and WE going high.
  twe is measured from the beginning of write to the end of write.
- 2.  $t_{CW}$  is measured from the later of  $\overline{CS}$  going low to end of write.
- 3. t<sub>AS</sub> is measured from the address valid to the beginning of write.
- t<sub>WR</sub> is measured from the end of write to the address change. t<sub>WR</sub> applied in case a write ends as CS, or WE going high.
- 5. During this period, the I/O pins are in the outputs Low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 6. If CS goes low simultaneously with WE going low or after WE going low, the outputs remain high impedance state.
- 7. Dour is the some phase of latest written data in this write cycle.
- 8. Dout is the read data of the new address.

#### **FUNCTIONAL DESCRIPTION**

ĊS	WE	ŌĒ	Mode	I/O Pin	V <sub>cc</sub> Current
Н	X*	Х	Power Down	High-Z	I <sub>SB</sub> , I <sub>SB1</sub>
L	Н	Н	Output Disable	High-Z	lcc
L	Н	L	Read	D <sub>OUT</sub>	Icc
L	· L	Х	Write	D <sub>IN</sub>	Icc

<sup>\*</sup> Note: X means Don't Care.




# DATA RETENTION CHARACTERISTICS\* (TA=40 to 85°C)

Parameter	Symbol	Test Cond	Min	Тур	Max	Unit	
Vcc for Data Retention	Vdr	<del>CS</del> ≥Vcc-0.2V	2.0		5.5	٧	
Data Retention Current	lar	Vcc=3V L				50*	μΑ
		CS≥Vcc-0.2V	L-L			20**	μΑ
Data Retention Set-up Time	tsdr	See Data Retention		0			ns
Recovery Time	trdr	Wave forms (belo	5			ns	

<sup>\* 20</sup>µA (max) at 0° C~40C°

# **DATA RETENTION WAVEFORM**

### L/L-L Power Version



<sup>\*\* 5</sup>µA (max) at 0° C~40C°