

February 1994 Revised April 1999

74LCX16374

Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs

General Description

The LCX16374 contains sixteen non-inverting D-type flipflops with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP) and Output Enable $\overline{(OE)}$ are common to each byte and can be shorted together for full 16-bit operation.

The LCX16374 is designed for low voltage (2.5V or 3.3V) V_{CC} applications with capability of interfacing to a 5V signal environment

The LCX16374 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Features

- 5V tolerant inputs and outputs
- 2.3V-3.6V V_{CC} specifications provided
- \blacksquare 6.2 ns t_{PD} max (V $_{CC}$ = 3.3V), 20 μA I_{CC} max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- \pm 24 mA output drive ($V_{CC} = 3.0V$)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:

Human body model > 2000V

Machine model > 200V


Note 1: To ensure the high-impedance state during power up or down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Description
74LCX16374MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LCX16374MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Pin Descriptions

l	Pin Names	Description
	OE _n	Output Enable Input (Active LOW)
	CP _n	Clock Pulse Input
	I ₀ -I ₁₅	Inputs
	O ₀ -O ₁₅	Outputs

Connection Diagram



Functional Description


The LCX16374 consists of sixteen edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. Each byte has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte. Each flip-flop will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP_n) transition. With the Output Enable (\overline{OE}_n) LOW, the contents of the flip-flops are available at the outputs. When $\overline{\text{OE}}_n$ is HIGH, the outputs go to the high impedance state. Operation of the $\overline{\text{OE}}_n$ input does not affect the state of the


Truth Tables

	Inputs		Outputs
CP ₁	OE ₁	I ₀ –I ₇	0 ₀ –0 ₇
~	L	Н	Н
~	L	L	L
L	L	Χ	O ₀
Х	Н	Χ	Z

	Inputs			
CP ₂	OE ₂	I ₈ -I ₁₅	O ₈ -O ₁₅	
	L	Н	Н	
~	L	L	L	
L	L	Χ	O ₀	
Х	Н	Χ	Z	

Logic Diagrams





Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

Z = High Impedance

 $O_0 = Previous O_0$ before HIGH-to-LOW of CP

Absolute Maximum Ratings (Note 2)

Symbol	Parameter	Value	Conditions	Units
V _{CC}	Supply Voltage	-0.5 to +7.0		V
V _I	DC Input Voltage	-0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to +7.0	3-STATE	V
		-0.5 to $V_{CC} + 0.5$	Output in HIGH or LOW State (Note 3)	v
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA
		+50	V _O > V _{CC}	IIIA
Io	DC Output Source/Sink Current	±50		mA
I _{CC}	DC Supply Current per Supply Pin	±100		mA
I _{GND}	DC Ground Current per Ground Pin	±100		mA
T _{STG}	Storage Temperature	-65 to +150		°C

Recommended Operating Conditions (Note 4)

Symbol	Parameter			Max	Units
V _{CC}	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	V
VI	Input Voltage		0	5.5	V
Vo	Output Voltage	HIGH or LOW State	0	V _{CC}	V
		3-STATE	0	5.5	V
I _{OH} /I _{OL}	Output Current	$V_{CC} = 3.0V - 3.6V$		±24	
		$V_{CC} = 2.7V - 3.0V$ $V_{CC} = 2.3V - 2.7V$		±12	mA
		$V_{CC} = 2.3V - 2.7V$		±8	
T _A	Free-Air Operating Temperature		-40	85	°C
Δt/ΔV	Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V		0	10	ns/V

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: $\rm I_{\rm O}$ Absolute Maximum Rating must be observed.

Note 4: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	Conditions	v _{cc}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
-		Conditions	(V)	Min	Max	Onits
V _{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 – 3.6	2.0		\ \
V _{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 – 3.6		0.8	l
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.3 – 3.6	V _{CC} - 0.2		
		$I_{OH} = -8 \text{ mA}$	2.3	1.8		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.3 – 3.6		0.2	
		I _{OL} = 8 mA	2.3		0.6	
		I _{OL} = 12 mA	2.7		0.4	V
		I _{OL} = 16 mA	3.0		0.4	
		I _{OL} = 24 mA	3.0		0.55	
l _l	Input Leakage Current	$0 \le V_1 \le 5.5V$	2.3 – 3.6		±5.0	μΑ
l _{oz}	3-STATE Output Leakage	$0 \le V_O \le 5.5V$	2.3 – 3.6		±5.0	
		$V_I = V_{IH}$ or V_{IL}				μА
I _{OFF}	Power-Off Leakage Current	V _I or V _O = 5.5V	0		10	μΑ

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	v _{cc}	T _A = -40°0	C to +85°C	Units
- Tarameter		Containone	(V)	Min	Max	· · · · · ·
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	2.3 – 3.6		20	μА
		3.6V ≤ V _I , V _O ≤ 5.5V (Note 5)	2.3 – 3.6		±20	μΑ
Δl _{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 – 3.6		500	μА

Note 5: Outputs disabled or 3-STATE only.

AC Electrical Characteristics

			T _A =	-40° to +8	35°C, R _L =	500 Ω		
Symbol	Parameter	V _{CC} = 3.	$V_{CC} = 3.3V \pm 0.3V$ $C_L = 50 \text{ pF}$		V _{CC} = 2.7V C _L = 50 pF		$V_{CC} = 2.5V \pm 0.2V$ $C_L = 30 \text{ pF}$	
		C _L =						
		Min	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	170						MHz
t _{PHL}	Propagation Delay	1.5	6.2	1.5	6.5	1.5	7.4	
t _{PLH}	CP to O _n	1.5	6.2	1.5	6.5	1.5	7.4	ns
t _{PZL}	Output Enable time	1.5	6.1	1.5	6.3	1.5	7.9	ns
t_{PZH}		1.5	6.1	1.5	6.3	1.5	7.9	115
t _{PLZ}	Output Disable Time	1.5	6.0	1.5	6.2	1.5	7.2	ns
t _{PHZ}		1.5	6.0	1.5	6.2	1.5	7.2	115
t _S	Setup Time	2.5		2.5		3.0		ns
t _H	Hold Time	1.5		1.5		2.0		ns
t _W	Pulse Width	3.0		3.0		3.5		ns
toshl	Output to Output Skew (Note 6)		1.0					ns
toslh			1.0					ns

Note 6: Skew is defined as the absolute value of the differences between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toSHL) or LOW-to-HIGH (toSLH). Parameter guaranteed by design.

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{CC}	T _A = 25°C	Units
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	0.6	V
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	0.6	V

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_{I} = 0V$ or V_{CC} , $f = 10$ MHz	20	pF

AC LOADING and WAVEFORMS Generic for LCX Family






FIGURE 1. AC Test Circuit (C_L includes probe and jig capacitance)


Test	Switch
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	6V at V_{CC} = 3.3 \pm 0.3V V_{CC} x 2 at V_{CC} = 2.5 \pm 0.2V
t _{PZH} ,t _{PHZ}	GND




Waveform for Inverting and Non-Inverting Functions




3-STATE Output High Enable and Disable Times for Logic



Propagation Delay. Pulse Width and t_{rec} Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic







FIGURE 2. Waveforms (Input Characteristics; f =1MHz, $t_R = t_F = 3ns$)

Symbol	V _{CC}		
	$\textbf{3.3V} \pm \textbf{0.3V}$	2.7V	2.5V ± 0.2V
V_{mi}	1.5V	1.5V	V _{CC} /2
V_{mo}	1.5V	1.5V	V _{CC} /2
V _x	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V
V.,	V _{OH} - 0.3V	V _{OH} - 0.3V	V _{OH} - 0.15V







LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com